GTM-TJ3R99R
Skip to main content
  1. Home >
  2. Products >
  3. Electronic Devices >
  4. Semiconductors>
  5. Virtex UltraScale FPGA

Virtex UltraScale FPGA

 

High Density Scalable ASIC Prototyping Platform

TBS-VU-440-LSI SOLO/DUAL board

BrochureOpen a new window

Part Number: TBS-VU-440-LSI SOLO/DUAL

The Virtex UltraScale prototyping platform is intended for development of large SoCs and incorporates dual Virtex UltraScale 440 FPGAs, the world’s largest FPGA with performance features that include high‐speed internal logic and high bandwidth interfaces.

  • Shorten development time by providing an ASIC emulation platform
  • Two kinds of memory modules: DDR4 SODIMM and DDR3 SODIMM.
  • Support software adjustment for FMC I/O ADJ voltage

Features:

SOLO DUAL
Device Xilinx® Virtex® UltraScale™ FPGA
  • XCVU440-2FLVA2892C x 1
Xilinx® ZYNQ® FPGA
  • XC7Z030-2FFG676 x 1
Xilinx® Virtex® UltraScale™ FPGA
  • XCVU440-2FLVA2892C x 2
Xilinx® ZYNQ® FPGA
  • XC7Z030-2FFG676 x 1
Capacity
  • 5.54M System Logic Cells
  • 88.6 Mb of internal memory
  • Up to 8G Byte DDR3 or DDR4
  • 11.08M System Logic Cells
  • 177.2 Mb of internal memory
  • Up to a total of 16G Byte DDR3 and DDR4
Expansion Connectors < XCVU440 >
  • FMC Connectors x 4 (153pins + 8GTH)
  • QTH Connectors x 4 (120 pins)
  • QTH Connectors x 1 (48 pins + 8GTH)
Total: 1104 general purpose I/O pins, 40 GTH transceivers for extension

< ZYNQ >
  • FMC Connectors x 1 (72 pins)
< XCVU440 >
  • FMC Connectors x 8 (153 pin + 8GTH)
  • QTH Connectors x 8 (120 pin)
  • QTH Connectors x 2 (48 pin + 8GTH)
Total: 2208 general purpose I/O pins, 80 GTH transceivers for extension, 42 I/O and 8 GTH for interconnection(Max to 528 I/O and 16 GTH for interconnection by connect QTH with Cable)

< ZYNQ >
  • FMC Connectors x 1 (72 pins)
Clocking For each Xilinx® Virtex® UltraScale™ FPGA
6 global clocks to be selected from
  • 6 programmable clock sources (0.2~700MHz)
  • 5 pairs of external clocks through MMCX connectors
  • 1 OSC socket
3 feedback clock lines for internally generated clocks from any of the two user FPGAs
3 design clock outputs
  • through 2 pairs of MMCX connectors
Adjustable Voltage
  • I/O voltage can be adjusted by user via USB/Ethernet
  • Range:1.0 ~1.8V
Configuration
  • USB3.0
  • Gigabit Ethernet
  • JTAG header
  • SPI Flash
  • Micro SD card
Others
  • UART debug pin
  • PMOD compatible interface
  • Power LEDs
  • DIP/Push switch/ LEDs/Test pins

Products

  • Fujitsu Servers
  • Storage
  • Client Computing Devices
  • Peripheral devices
  • Software

Services

Features

Country Selector

United Kingdom

Change

World Map