# Memory FeRAM

# 256 K (32 K × 8) Bit I<sup>2</sup>C

# MB85RC256VN

### **■ DESCRIPTION**

The MB85RC256VN is an FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words  $\times$  8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

Unlike SRAM, the MB85RC256VN is able to retain data without using a data backup battery.

The read/write endurance of the nonvolatile memory cells used for the MB85RC256VN has improved to be at least 10<sup>12</sup> cycles, significantly outperforming other nonvolatile memory products in the number.

The MB85RC256VN does not need a polling sequence after writing to the memory such as the case of Flash memory or E<sup>2</sup>PROM.

## **■ FEATURES**

• Bit configuration : 32,768 words × 8 bits

• Two-wire serial interface : Fully controllable by two ports: serial clock (SCL) and serial data (SDA).

Operating frequency
 Read/write endurance
 1 MHz (Max)
 10<sup>12</sup> times / byte

Data retention
 : 10 years ( + 95 °C), 95 years ( + 55 °C), over 200 years ( + 35 °C)

Operating power supply voltage: 2.7 V to 5.5 V

• Low-power consumption : Operating power supply current 200 μA (Max @1 MHz)

Standby current 27 µA (Typ)

Operation ambient temperature range


:  $-40 \, ^{\circ}\text{C} \text{ to } +95 \, ^{\circ}\text{C}$ 

Package : 8-pin plastic SOP (150mil)

RoHS compliant




# **■ PIN ASSIGNMENT**



## **■ PIN FUNCTIONAL DESCRIPTIONS**

Pin Number	Pin Name	Functional Description
1 to 3	A0 to A2	Device Address pins The MB85RC256VN can be connected to the same data bus up to 8 devices. Device addresses are used in order to identify each of these devices. Connect these pins to VDD pin or VSS pin externally. Only if the combination of VDD and VSS pins matches Device Address Code inputted from the SDA pin, the device operates. In the open pin state, A0, A1 and A2 pins are internally pulled-down and recognized as the "L" level.
4	VSS	Ground pin
5	SDA	Serial Data I/O pin This is an I/O pin which performs bidirectional communication for both memory address and writing/reading data. It is possible to connect multiple devices. It is an open drain output, so a pull-up resistor is required to be connected to the external circuit.
6	SCL	Serial Clock pin This is a clock input pin for input/output serial data. Data is sampled on the rising edge of the clock and output on the falling edge.
7	WP	Write Protect pin When the Write Protect pin is the "H" level, the writing operation is disabled. When the Write Protect pin is the "L" level, the entire memory region can be overwritten. The reading operation is always enabled regardless of the Write Protect pin input level. The Write Protect pin is internally pulled down to VSS pin, and that is recognized as the "L" level (write enabled) when the pin is the open state.
8	VDD	Supply Voltage pin


### ■ BLOCK DIAGRAM



# ■ I<sup>2</sup>C (Inter-Integrated Circuit)

The MB85RC256VN has the two-wire serial interface; the I²C bus, and operates as a slave device. The I²C bus defines communication roles of "master" and "slave" devices, with the master side holding the authority to initiate control. Furthermore, the I²C bus connection is possible where a single master device is connected to multiple slave devices in a party-line configuration. In this case, it is necessary to assign a unique device address to the slave device, the master side starts communication after specifying the slave to communicate by addresses.

### • I<sup>2</sup>C Interface System Configuration Example



#### ■ I<sup>2</sup>C COMMUNICATION PROTOCOL

The I<sup>2</sup>C bus is a two wire serial interface that uses a bidirectional data bus (SDA) and serial clock (SCL). A data transfer can only be initiated by the master, which will also provide the serial clock for synchronization. The SDA signal should change while the SCL is the "L" level. However, as an exception, when starting and stopping communication sequence, the SDA is allowed to change while the SCL is the "H" level.


#### · Start Condition

To start read or write operations by the I<sup>2</sup>C bus, change the SDA input from the "H" level to the "L" level while the SCL input is in the "H" level.

### · Stop Condition

To stop the I<sup>2</sup>C bus communication, change the SDA input from the "L" level to the "H" level while the SCL input is in the "H" level. In the reading operation, inputting the stop condition finishes reading and enters the standby state. In the writing operation, inputting the stop condition finishes inputting the rewrite data and enters the standby state.

### • Start Condition, Stop Condition




Note: At the write operation, the FeRAM device does not need the programming wait time (twc) after issuing the Stop Condition.

# ■ ACKNOWLEDGE (ACK)

In the I²C bus, serial data including memory address or memory information is sent and received in units of 8 bits. The acknowledge signal indicates that every 8 bits of the data is successfully sent and received. The receiver side usually outputs the "L" level every time on the 9th SCL clock after each 8 bits are successfully transmitted and received. On the transmitter side, the bus is temporarily released to Hi-Z every time on this 9th clock to allow the acknowledge signal to be received and checked. During this Hi-Z released period, the receiver side pulls the SDA line down to indicate the "L" level that the previous 8 bits communication is successfully received.

In case the slave side receives Stop condition before sending or receiving the ACK "L" level, the slave side stops the operation and enters to the standby state. On the other hand, the slave side releases the bus state after sending or receiving the NACK "H" level. The master side generates Stop condition or Start condition in this released bus state.





## ■ DEVICE ADDRESS WORD (Slave address)

Following the start condition, the master inputs the 8 bits device address word to start I<sup>2</sup>C communication. The device address word (8 bits) consists of a device Type code (4 bits), device address code (3 bits), and a read/write code (1 bit).

### • Device Type Code (4 bits)

The upper 4 bits of the device address word are a device type code that identifies the device type, and are fixed at "1010" for the MB85RC256VN.

### • Device Address Code (3 bits)


Following the device type code, the 3 bits of the device address code are input in order of A2, A1 and A0. The device address code identifies one device from up to eight devices connected to the bus. Each MB85RC256VN is given a unique 3 bits code on the device address pin (external hardware pin A2, A1 and A0). The slave only responds if the received device address code is equal to this unique 3 bits code.

### • Read/Write Code (1 bit)

The 8th bit of the device address word is the R/W (read/write) code. When the R/W code is "0", a write operation is enabled, and the R/W code is "1", a read operation is enabled for the MB85RC256VN.

It turns to a stand-by state if the device code is not "1010" or device address code does not equal to pins A2, A1 and A0.

#### • Device Address Word



#### **■ DATA STRUCTURE**

In the  $I^2C$  bus, the acknowledge "L" level is output on the 9th bit by a slave, after the 8 bits of the device address word following the start condition are input by a master. After confirming the acknowledge response by the master, the master outputs 8 bits  $\times$  2 memory address to the slave. When the each memory address input ends, the slave again outputs the acknowledge "L" level. After this operation, the I/O data follows in units of 8 bits, with the acknowledge "L" level output after every 8 bits.

It is determined by the R/W code whether the data line is driven by the master or the slave. However, the clock line shall be driven by the master. For a write operation, the slave will accept 8 bits from the master, then send an acknowledge. If the master detects the acknowledge, the master will transfer the next 8 bits. For a read operation, the slave will place 8 bits on the data line, then wait for an acknowledge from the master.

### ■ FeRAM ACKNOWLEDGE -- POLLING NOT REQUIRED

The MB85RC256VN performs the high speed write operations, so any waiting time for an ACK polling\* does not occur.

\*: In E<sup>2</sup>PROM, the Acknowledge Polling is performed as a progress check whether rewriting is executed or not. It is normal to judge by the 9th bit of Acknowledge whether rewriting is performed or not after inputting the start condition and then the device address word (8 bits) during rewriting.

## ■ WRITE PROTECT (WP)


The entire memory array can be write protected using the Write Protect pin. When the Write Protect pin is set to the "H" level, the entire memory array will be write protected. When the Write Protect pin is the "L" level, the entire memory array will be rewritten. Reading is allowed regardless of the WP pin's "H" level or "L" level.

Note: The Write Protect pin is pulled down internally to the VSS pin, therefore if the Write Protect pin is open, the pin status is detected as the "L" level (write enabled).

#### ■ COMMAND

Byte Write


If the device address word (R/W "0" input) is sent following the start condition, the slave responds with an ACK. After this ACK, write addresses and data are sent in the same way, and the write ends by generating a stop condition at the end.



Note: In the MB85RC256VN, input "0" to the most significant bit of the higher address byte because the address is expressed with 15 bits.

• Page Write

If additional 8 bits are continuously sent after the same command (except stop condition) as Byte Write, a page write is performed. The memory address rolls over to first memory address (0000H) at the end of the address. Therefore, if more than 32 Kbytes are sent, the data is overwritten in order starting from the start of the memory address that was written first. Because FeRAM performs the high-speed write operations, the data will be written to FeRAM right after the ACK response finished.



Note: It is not necessary to take a period for internal write operation cycles from the buffer to the memory after the stop condition is generated.

#### · Current Address Read

When the previous write or read operation finishes successfully up to the stop condition and assumes the last accessed address is "n", then the address at "n+1" is read by sending the following command unless turning the power off. If the memory address is last address, the address counter will roll over to 0000<sub>H</sub>. The current address in memory address buffer is undefined immediately after the power is turned on.

	Access from master
(n+1) address	Access from slave
S 1 0 1 0 A2 A1 A0 1 A Read Data 8bits N P	S Start Condition
Data oblis	P Stop Condition
	ACK (SDA is the "L" level)
	N NACK (SDA is the "H" level)

#### Random Read

The one byte of data from the memory address saved in the memory address buffer can be read out synchronously to SCL by specifying the address in the same way as for a write, and then issuing another start condition and sending the Device Address Word (R/W "1" input).

The final NACK (SDA is the "H" level) is issued by the receiver that receives the data. In this case, this bit is issued by the master side.

S 1 0	) 1 (	A2 A1	A0 0	A	Address High 8bits	A	Address Low 8bits	А	s	1	0	1 (	) A2	A1 A0 1	A	Read Data 8bits	N P
														Access	s fro	m master	
														Access	s froi	m slave	
													S	Start C	ondit	ion	
													Р	Stop Co	ondit	ion	
													Α	ACK (S	DA is	s the "L" lev	el)
													Ν	NACK	(SDA	A is the "H" I	evel)

### Sequential Read


Data can be received continuously following the Device address word (R/W "1" input) after specifying the address in the same way as for Random Read. If the read reaches the end of address, the internal read address automatically rolls over to first memory address 0000H and keeps reading.

				/\			
 A	Read Data 8bits	А	Read Data		 А	Read Data 8bits	N P
				U			
							Access from master
							Access from slave
						Р	Stop Condition
						Α	ACK (SDA is the "L" level)
						N	NACK (SDA is the "H" level)

#### Device ID

The Device ID command reads fixed Device ID. The size of Device ID is 3 bytes and consists of manufacturer ID and product ID. The Device ID is read-only and can be read out by following sequences.

- a) The master sends the Reserved Slave ID F8<sub>H</sub> after the START condition.
- b) The master sends the device address word after the ACK response from the slave. In this device address word, R/W code are "Don't care" value.
- c) The master re-sends the START condition followed by the Reserved Slave ID F9H after the ACK response from the slave.
- d) The master read out the Device ID succeedingly in order of Data Byte 1st / 2nd / 3rd after the ACK response from the slave.
- e) The master responds the NACK (SDA is the "H" level) after reading 3 bytes of the Device ID. In case the master respond the ACK after reading 3 bytes of the Device ID, the master re-reading the Device ID from the 1st byte.




### ■ SOFTWARE RESET SEQUENCE OR COMMAND RETRY

In case the malfunction has occurred after power on, the master side stopped the I<sup>2</sup>C communication during processing, or unexpected malfunction has occurred, execute the following (1) software recovery sequence just before each command, or (2) retry command just after failure of each command.

### (1) Software Reset Sequence

Since the slave side may be outputting "L" level, do not force to drive "H" level, when the master side drives the SDA port. This is for preventing a bus conflict. The additional hardware is not necessary for this software reset sequence.



### (2) Command Retry

Command retry is useful to recover from failure response during I<sup>2</sup>C communication.

### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit	
Farameter	Зушьог	Min	Max	Oille
Power supply voltage*	V <sub>DD</sub>	- 0.5	+6.0	V
Input voltage*	VIN	- 0.5	$V_{DD} + 0.5 \ (\le 6.0)$	V
Output voltage*	Vouт	- 0.5	$V_{DD} + 0.5 \ (\le 6.0)$	V
Operation ambient temperature	TA	<b>- 40</b>	+ 95	°C
Storage temperature	Tstg	- 55	+ 125	°C

<sup>\*:</sup> These parameters are based on the condition that VSS is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Faranielei	Зуппоот	Min	Тур	Max	Oilit
Power supply voltage*1	V <sub>DD</sub>	2.7	_	5.5	V
Operation ambient temperature*2	TA	<b>- 40</b>	_	+ 95	°C

<sup>\*1:</sup> These parameters are based on the condition that VSS is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

<sup>\*2:</sup> Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition			Unit	
Faranietei	Symbol	Condition	Min	Тур	Max	Oilit
Input leakage current*1	ILI	$V_{IN} = 0 V to V_{DD}$	_	_	1	μΑ
Output leakage current*2	ILO	Vout = 0 V to VDD	_		1	μΑ
Operating power supply	loo	SCL = 400 kHz	_	75	130	μΑ
current	lod	SCL = 1000 kHz	_	140	200	μΑ
Standby current	Isa	SCL, SDA = V <sub>DD</sub> A0,A1,A2,WP = 0 V or V <sub>DD</sub> or Open Under Stop Condition	_	27 T <sub>A</sub> = +25 °C	62 T <sub>A</sub> = +95 °C 56 T <sub>A</sub> = +85 °C	μА
"H" level input voltage	VIH	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	$V_{DD} \times 0.8$		5.5	V
"L" level input voltage	VIL	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	Vss		$V_{\text{DD}} \times 0.2$	V
"L" level output voltage	Vol	IoL = 3 mA	_		0.4	V
Input resistance for	Rin	VIN = VIL (Max)	50	_	_	kΩ
WP, A0, A1, and A2 pins	ININ	VIN = VIH (Min)	1			МΩ

<sup>\*1:</sup> Applicable pin: SCL,SDA

### 2. AC Characteristics

		Value							
Parameter	Symbol		DARD DE	FAST	MODE	FAST MODE PLUS		Unit	
		Min	Max	Min	Max	Min	Max		
SCL clock frequency	FSCL	0	100	0	400	0	1000	kHz	
Clock high time	Тнідн	4000		600		400		ns	
Clock low time	TLOW	4700		1300		600		ns	
SCL/SDA rising time	Tr		1000		300		300	ns	
SCL/SDA falling time	Tf		300		300		100	ns	
Start condition hold	THD:STA	4000		600		250		ns	
Start condition setup	Tsu:sta	4700		600		250		ns	
SDA input hold	THD:DAT	0		0		0		ns	
SDA input setup	Tsu:dat	250		100		100		ns	
SDA output hold	T <sub>DH:DAT</sub>	0		0		0		ns	
Stop condition setup	Тѕ∪:ѕто	4000		600		250		ns	
SDA output access after SCL falling	Таа		3000		900		550	ns	
Pre-charge time	Твиғ	4700	_	1300	_	500	_	ns	
Noise suppression time (SCL and SDA)	Tsp	_	50	_	50	_	50	ns	


AC characteristics were measured under the following measurement conditions.

Power supply voltage : 2.7 V to 5.5 V Operation ambient temperature  $: -40 \,^{\circ}\text{C}$  to  $+95 \,^{\circ}\text{C}$  Input voltage magnitude  $: \text{V}_{\text{DD}} \times 0.2 \text{ to V}_{\text{DD}} \times 0.8$ 

Input rising time : 5 ns, Input judge level :  $V_{DD}/2$  Input falling time : 5 ns, Output judge level :  $V_{DD}/2$ 

<sup>\*2:</sup> Applicable pin: SDA


# 3. AC Timing Definitions




# 4. Pin Capacitance

Parameter	Symbol	Conditions		Unit		
Parameter	Symbol	Conditions	Min	Тур	Max	
I/O capacitance	C <sub>I/O</sub>	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$	_	_	15	pF
Input capacitance	Cin	$f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$			15	pF

### 5. AC Test Load Circuit



### **■ POWER ON/OFF SEQUENCE**



Parameter	Symbol	Va	lue	Unit	Condition
Farameter	Syllibol	Min	Max	Oiiit	Contaition
SDA, SCL level hold time during power down	tpd	85		ns	_
SDA, SCL level hold time during	tou	85		ns	$V_{DD} = 5.0V \pm 0.5V$ Operation
power up	tpu	0.5		ms	$V_{DD} = 3.3V \pm 0.3V$ Operation
Dower cumply riging time	tr	0.5	50	me	$V_{DD} = 5.0V \pm 0.5V$ Operation
Power supply rising time	tr	0.005	50	ms	$V_{DD} = 3.3V \pm 0.3V$ Operation
Power supply falling time	tf	0.5	50	ms	_

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

### **■ Feram Characteristics**

Item	Min	Max	Unit	Parameter			
Read/Write Endurance*1	10 <sup>12</sup>	_	Times/byte	Operation Ambient Temperature T <sub>A</sub> = + 95 °C			
	10	_		Operation Ambient Temperature T <sub>A</sub> = + 95 °C			
Data Retention*2	95	_	Years	Operation Ambient Temperature T <sub>A</sub> = + 55 °C			
	≥ 200	_		Operation Ambient Temperature T <sub>A</sub> = + 35 °C			

<sup>\*1 :</sup> Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

<sup>\*2 :</sup> Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.


### ■ NOTE ON USE

- We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.
- During the access period from the start condition to the stop condition, keep the level of WP, A0, A1, and A2 pins to the "H" level or the "L" level.

### **■ ESD AND LATCH-UP**

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥  2000 V
ESD CDM (Charged Device Model) JESD22-C101 compliant	MB85RC256VNPNF-G-AME2 MB85RC256VNPNF-G-AMERE2	_
Latch-Up (C-V Method) Proprietary method		≥  200 V

• C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

### ■ REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ]: Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

### ■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


# ■ ORDERING INFORMATION

Part number	Package	Shipping form	Minimum shipping quantity
MB85RC256VNPNF-G-AME2	8-pin, plastic SOP (150mil)	Tray	*
MB85RC256VNPNF-G-AMERE2	8-pin, plastic SOP (150mil)	Embossed Carrier tape	1500

<sup>\*:</sup> Please contact our sales office about minimum shipping quantity.

### **■ PACKAGE DIMENSION**





# **■** MARKING(EXAMPLE)

18

[MB85RC256VNPNF-G-AME2] [MB85RC256VNPNF-G-AMERE2]

C256VN 21900 000

[8-pin plastic SOP,150mil]

C256VN: Product Name

21900: 2(Lead free code) + 1900(Year and Week code)

000: Trace code

### **■ PACKING INFORMATION**

- 1. Emboss Tape(MB85RC256VNPNF-G-AMERE2)
- 1.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP, 150mil))


SEC.A-A  (Similar boxes/order box. Max)  (Similar boxes/order box. Max)				Maximum storag	ge capacity
2.00    1,000   (1 pack/inner box)   (6 inner boxes/outer box: Max)	Part number	Reel diameter	ICs/reel	ICs/inner box	ICs/outer box
8.00 4.00 0.30 0.30 SEC.B-B	MB85RC256VNPNF-G-AMERE2	Ф254	1,500	1,500 (1 pack/inner box)	9,000 (6 inner boxes/outer box: Max)
SEC.A-A			4.00 -B		5.50
/Dii				2.10	
(Dimensions					(Dimensio

Heat proof temperature : No heat resistance.


Package should not

be baked by using tape and reel.

### 1.2 IC orientation




### 1.3 Reel dimensions



				Dimensio	ns in mm
Part number	Α	В	С	W1	W2
MB85RC256VNPNF-G-AMERE2	254	100	13	13.5	17.5


### 1.4 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



### 1.5 Dimensions for Containers


## (1) Dimensions for inner box



	L	W	Н
MB85RC256VNPNF-G-AMERE2	265	260	50

(Dimensions in mm)

## (2) Dimensions for outer box



	L	W	Н
MB85RC256VNPNF-G-AMERE2	565	270	180


(Dimensions in mm)

### 2. Tray(MB85RC256VNPNF-G-AME2)


### 2.1 Tray Storage Capacity

Maximum storage capacity				
ICs/tray	ICs/inner box	ICs/outer box		
476	4,760 (Max:10 trays/inner box)	19,040 (Max: 4 inner boxes/outer box)		

### 2.2 Tray Dimensions (JEDEC Standard)




### 2.3 IC Orientation



### 2.4 Product label indicators (an example)


### Label on Inner box/Moisture Barrier Bag

[C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]



### 2.5 Dimensions for Containers


## (1) Dimensions for inner box



L	W	Н
165	360	75

(Dimensions in mm)

## (2) Dimensions for outer box



L	W	Н
355	385	195

(Dimensions in mm)

## FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://www.fujitsu.com/jp/fsm/en/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR MEMORY SOLUTION") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMICONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales and Marketing Division