Memory FeRAM

4 M (256 K × 16) Bit

MB85R4M2T

DESCRIPTIONS

The MB85R4M2T is an FeRAM (Ferroelectric Random Access Memory) chip consisting of 262,144 words \times 16 bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies.

The MB85R4M2T is able to retain data without using a back-up battery, as is needed for SRAM.


The memory cells used in the MB85R4M2T can be used for 10^{13} read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E2PROM. The MB85R4M2T uses a pseudo-SRAM interface.

FEATURES

Bit configuration	: 262,144 words × 16 bits
 LB and UB data byte control 	: Available Configuration of 524,288 words × 8 bits
Read/write endurance	$: 10^{13}$ times / 16 bits
Data retention	: 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)
 Operating power supply voltage 	: 1.8 V to 3.6 V
• Low power operation	: Operating power supply current 20 mA (Max) Standby current 150 μA (Max) Sleep current 20 μA (Max)
• Operation ambient temperature range	$e := 40 ^{\circ}\text{C} \text{ to} + 85 ^{\circ}\text{C}$
• Package	: 44-pin plastic TSOP RoHS compliant



PIN ASSIGNMENTS




Pin Number	Pin Name	Functional Description
1 to 5, 18 to 22,	A0 to A17	Address Input pins
23 to 27, 42 to 44		Select 262,144 words in FeRAM memory array by 18 Address
		Input pins. When these address inputs are changed during /CE
		equals to "L" level, reading operation of data selected in the
		address after transition will start.
7 to 10, 13 to 16,	I/O0 to I/O15	Data Input/Output pins
29 to 32, 35 to 38		These are 16 bits bidirectional pins for reading and writing.
6	/CE	Chip Enable Input pin
		In case the /CE equals to "L" level and /ZZ equals to "H" level,
		device is activated and enables to start memory access.
		In writing operation, input data from I/O pins are latched at the
		rising edge of /CE and written to FeRAM memory array.
17	/WE	Write Enable Input pin
		Writing operation starts at the falling edge of /WE.
		Input data from I/O pins are latched at the rising edge of /WE
		and written to FeRAM memory array.
41	/OE	Output Enable Input pin
		When the /OE is "L" level, valid data are output to data bus.
		When the /OE is "H" level, all I/O pins become high impedance
		(High-Z) state.
28	/ZZ	Sleep Mode Input pin
		When the /ZZ becomes to "L" level, device transits to the Sleep
		Mode.
		During reading and writing operation, /ZZ pin shall be hold "H"
		level.
39, 40	/LB, /UB	Lower/Upper byte Control Input pins
		In case /LB or /UB equals to "L" level, it enables
		reading/writing operation of I/O0 to I/O7 or I/O8 to I/O15
		respectively. In case /LB and /UB equal to "H" level, all I/O
11.00	LIDD	pins become High-Z state.
11, 33	VDD	Supply Voltage pins
		Connect all two pins to the power supply.
12, 34	VSS	Ground pins
		Connect all two pins to ground.

■ PIN DESCRIPTIONS

Note: Please refer to the timing diagram for functional description of each pin.

BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE


Operation Mode	/CE	/WE	/OE	A0 to A17	/ZZ
Sleep	×	×	×	×	L
Standby	Н	×	×	×	Н
Read	\rightarrow	Н	L	H or L	Н
Address Access Read	L	Н	L	↑ or ↓	Н
Write(/CE Control) ^{*1}	\rightarrow	L	×	H or L	Н
Write(/WE Control) ^{*1*2}	L	\downarrow	×	H or L	Н
Address Access Write ^{*1*3}	L	\downarrow	×	↑ or ↓	Н
Pre-charge	↑	×	×	×	Н
Note: H= "H" level, L= "L" le	evel, $\uparrow = Ris$	sing edge,	↓= Falling edg	x = H, L	\downarrow or \uparrow

*1: In writing cycle, input data is latched at early rising edge of /CE or /WE.

*2: In writing sequence of /WE control, there exists time with data output of reading cycle at the falling edge of /CE.

*3: In writing sequence of Address Access Write, there exists time with data output of reading cycle at the address transition.

■ State Transition Diagram



■ FUNCTIONAL TRUTH TABLE OF BYTE CONTROL

Operation Mode	/WE	/OE	/LB	/UB	I/O0 to I/O7	I/O8 to I/O15
Baad (With out Outrout)	Н	Н	×	×	Hi-Z	Hi-Z
Read(Without Output)	Н	×	Н	Н	Hi-Z	Hi-Z
Read(I/O8 to I/O15)			Н	L	Hi-Z	Output
Read(I/O0 to I/O7)	Н	L	L	Н	Output	Hi-Z
Read(I/O0 to I/O15)			L	L	Output	Output
Write(I/O8 to I/O15)			Н	L	×	Input
Write(I/O0 to I/O7)	↑ (×	L	Н	Input	×
Write(I/O0 to I/O15)			L	L	Input	Input
Note: H= "H" level, L= "L" level, \uparrow = Rising edge, \downarrow = Falling edge, \times = H, L, \downarrow or \uparrow						
Hi-Z= High Imped	ance					

In case the byte reading or writing are not selected, /LB and /UB pins shall be connected to GND pin. In writing, please don't switch /LB and/or /UB during /CE="L".

ABABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Farameter	er Symbol Mir		Max	Unit
Power Supply Voltage*	V _{DD}	-0.5	+ 4.0	V
Input Pin Voltage*	V _{IN}	-0.5	$V_{DD} + 0.5 \ (\leq 4.0)$	V
Output Pin Voltage*	V _{OUT}	-0.5	$V_{DD} + 0.5 \ (\leq 4.0)$	V
Operation Ambient Temperature	T _A	-40	+ 85	°C
Storage Temperature	Tstg	- 55	+ 125	°C

* : All voltages are referenced to VSS (ground 0 V).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Farailleter	Symbol	Min Typ M	Max	Unit	
Power Supply Voltage ^{*1}	V_{DD}	1.8	3.3	3.6	V
Operation Ambient Temperature ^{*2}	T _A	-40	—	+85	°C

*1: All voltages are referenced to VSS (ground 0 V).

*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

			(within recom	mended	operating cond	ditions)	
Parameter	Symbol	Condition		Value			
	Cymsol	Condition	Min	Тур	Max	Unit	
Input Leakage Current	$\left \mathrm{I}_{\mathrm{LI}} \right $	$V_{IN} = 0V$ to V_{DD}	—	_	5	μΑ	
Output Leakage Current	$ I_{LO} $	$V_{OUT} = 0V$ to V_{DD} /CE = V_{IH} or /OE = V_{IH}	—	—	5	μΑ	
Operating Power Supply Current ^{*1}	I _{DD}	$/CE = 0.2 \text{ V}, I_{out} = 0 \text{ mA}$	—	15	20	mA	
Standby Current	I _{SB}	$\label{eq:constraint} \begin{array}{l} /ZZ \geq V_{DD} - 0.2V \\ /CE, /WE, /OE \geq V_{DD} - 0.2V \\ /LB, /UB \geq V_{DD} - 0.2V \\ Others \geq V_{DD} - 0.2V \ or \leq 0.2V \end{array}$	_	30	150	μΑ	
Sleep Current	Izz	$\label{eq:constraint} \begin{array}{l} /ZZ = V_{SS} \\ /CE, /WE, /OE \geq V_{DD} - 0.2V \\ /LB, /UB \geq V_{DD} - 0.2V \\ Others \geq V_{DD} - 0.2V \mbox{ or } \leq 0.2V \end{array}$	_	5	20	μΑ	
High Level Input Voltage	V _{IH}	$V_{DD} = 1.8V$ to 3.6V	$V_{\text{DD}} \times 0.8$	_	$V_{DD} + 0.3$	V	
Low Level Input Voltage	V _{IL}	$V_{DD} = 1.8V$ to 3.6V	- 0.3	_	$V_{\text{DD}} \times 0.17$	V	
High Level	V_{OH1}	$V_{DD} = 2.7V$ to 3.6V $I_{OH} = -1.0$ mA	$V_{\text{DD}} \times 0.8$	_	—	v	
Output Voltage	V _{OH2}	$V_{DD} = 1.8V$ to 2.7V $I_{OH} = -100\mu A$	$V_{DD} - 0.2$	_	_	v	
Low Level Output	V _{OL1}	$V_{DD} = 2.7V$ to 3.6V $I_{OL} = 2.0mA$	_	_	0.4	V	
Voltage	V _{OL2}	$V_{DD} = 1.8V \text{ to } 2.7V$ $I_{OL} = 150 \mu A$	_	_	0.2	v	

*1: During the measurement of I_{DD}, all Address and I/O were taken to only change once per active cycle. Iout : output current

2. AC Characteristics

AC Test Conditions

Power Supply Voltage	: 1.8 V to 3.6 V
Operation Ambient Temperature	:-40 °C to $+85$ °C
Input Voltage Amplitude	: 0 V / V _{DD}
Input Rising Time	: 3 ns
Input Falling Time	: 3 ns
Input Evaluation Level	: V _{DD} /2
Output Evaluation Level	: V _{DD} /2
Output Load Capacitance	: 30 pF

(1) Read Cycle

Parameter	ValueSymbol(V _{DD} =1.8V to 2.7V)		Value (V _{DD} =2.7V to 3.6V)		Unit	
	-,	Min	Max	Min	Max	
Read Cycle time	t _{RC}	185	—	150	—	ns
/CE Access Time	t _{CE}		95		75	ns
Address Access Time	t _{AA}		185		150	ns
/CE Output Data Hold time	t _{OH}	0	—	0	_	ns
Address Access Output	t _{OAH}	20	—	20	—	ns
Output Data Hold time						
/CE Active Time	t _{CA}	95	—	75	—	ns
Pre-charge Time	t _{PC}	90	—	75	—	ns
/LB, /UB Access Time	t _{BA}	_	35	_	20	ns
Address Setup Time	t _{AS}	0	—	0	—	ns
Address Hold Time	t _{AH}	95	—	75	_	ns
/CE↑ to Address Transition time*1	tcah	0	—	0	—	ns
/OE Access Time	t _{OE}	_	35	_	20	ns
/CE Output Floating Time ^{*1}	t _{HZ}		10	_	10	ns
/OE Output Floating Time	t _{OHZ}	_	10	_	10	ns
/LB, /UB Output Floating Time	t _{BHZ}		10	_	10	ns
Address Transition Time ^{*1}	t _{AX}	_	15	—	15	ns

*1: Same parameters with the Write cycle.

	Value			Va		
Parameter	Symbol	(V _{DD} =1.8)	/ to 2.7V)	(V _{DD} =2.7)	Unit	
		Min	Max	Min	Max	
Write Cycle Time	t _{WC}	185		150	—	ns
/CE Active Time	t _{CA}	95		75	—	ns
/CE↓ to /WE↑ Time	$t_{\rm CW}$	95		75	—	ns
Pre-charge Time	t _{PC}	90		75	—	ns
Write Pulse Width	t _{WP}	20		20	—	ns
Address Setup Time	t _{AS}	0		0	—	ns
Address Hold Time	$t_{\rm AH}$	95		75	—	ns
/WE↓ to /CE↑ Time	t _{WLC}	20		20	—	ns
Address Transition to /WE↑ Time	t _{AWH}	185	_	150	—	ns
/WE↑ to Address Transition Time	t _{WHA}	0	_	0	—	ns
/LB, /UB Setup Time	t _{BS}	2	_	2	—	ns
/LB, /UB Hold Time	t _{BH}	0		0	—	ns
Data Setup Time	t _{DS}	10		10	—	ns
Data Hold Time	t _{DH}	0		0	—	ns
/WE Output Floating Time	t _{WZ}		10	_	10	ns
/WE Output Access Time ^{*1}	t _{WX}	10		10		ns
Write Setup Time ^{*1}	t _{WS}	0		0		ns
Write Hold Time ^{*1}	t _{WH}	0		0		ns

(2) Write Cycle

*1: Writing operation applies "Write Cycle Timing 1" or "Write Cycle Timing 2" by the relation of /CE and /WE timing. The values of t_{WX}, t_{WS} and t_{WH} are defined by these operations. The conditions of t_{WS} and t_{WH} are not checked at shipping test.


(3) Power ON/OFF Sequence and Sleep Mode Cycle


Parameter	Symbol	Va	Unit	
Falameter	Symbol	Min	Max	Unit
/CE level hold time for Power ON	t _{PU}	450		μs
/CE level hold time for Power OFF	t _{PD}	85	—	ns
Power supply rising time	t _{VR}	50	—	μs/V
Power supply falling time	$t_{\rm VF}$	100	—	μs/V
/ZZ active time	t _{ZZL}	1	—	μs
Sleep mode enable time	t _{ZZEN}		0	μs
/CE level hold time for Sleep mode release	t _{ZZEX}	450	—	μs

3. Pin Capacitance

Parameter	Symbol	Condition	Value			Unit
Falailletei	Symbol	Condition	Min	Тур	Max	Unit
Input Capacitance	C _{IN}	N - 2 2 N	_	—	6	pF
Input/Output Capacitance (I/O pin)	C _{I/O}	$V_{DD} = 3.3 V,$ f = 1 MHz, T _A = + 25 °C	_	—	8	pF
/ZZ Pin Input Capacitance	C _{ZZ}	$1 - 1$ MHZ, $1_A - + 25$ C		—	8	pF


■ AC Test Load Circuit






■ TIMING DIAGRAMS


2. Read Cycle Timing 2 (Address Access)




3. Write Cycle Timing 1 (/WE Control)




4. Write Cycle Timing 2 (/CE Control)






5. Write Cycle Timing 3 (Address Access and /WE Control)

6. Sleep Mode Timing



■ POWER ON/OFF SEQUENCE



Feram Characteristics

ltem	Min	Max	Unit	Parameter
Read/Write Endurance*1	1013	—	Times/16 bits	Operation Ambient Temperature $T_A = +85 ^{\circ}\text{C}$
	10	—	Years	Operation Ambient Temperature $T_A = +85 ^{\circ}\text{C}$
Data Retention ^{*2}	95	—		Operation Ambient Temperature $T_A = +55 \text{ °C}$
	≥ 200			Operation Ambient Temperature $T_A = +35 \text{ °C}$

*1: Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

*2: Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.


NOTE ON USE

• We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.


■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model)		≥ 2000 V
JESD22-A114 compliant		≥ 2000 V
ESD MM (Machine Model)		\geq 200 V
JESD22-A115 compliant		$\geq 200 $ V
ESD CDM (Charged Device Model)		
JESD22-C101 compliant		—
Latch-Up (I-test)	MB85R4M2TFN-G-JAE2	
JESD78 compliant	MID65R4M211TN-O-JAE2	
Latch-Up (V _{supply} overvoltage test)		
JESD78 compliant		
Latch-Up (Current Method)		
Proprietary method		
Latch-Up (C-V Method)		> 200 V
Proprietary method		\geq 200 V

Current method of Latch-Up Resistance Test



Note: The voltage VIN is increased gradually and the current I_{IN} of 300 mA at maximum shall flow. Confirm the latch up does not occur under $I_{IN} = \pm 300$ mA. In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement. C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec intervals. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


ORDERING INFORMATION

Part Number	Package	Shipping form	Minimum shipping quantity
MB85R4M2TFN-G-JAE2	44-pin plastic TSOP	Tray	*


*: Please contact our sales office about minimum shipping quantity.

PACKAGE DIMENSIONS






MARKING(example)




PACKING

1. Tray

1.1 Tray dimensions




1.2 IC orientation




1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]




1.4 Dimensions for container

(1) Dimensions for inner box



(2) Dimensions for outer box



(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

P	Page	Section	Change Results
	19	MARKING	New marking format is added.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://www.fujitsu.com/jp/fsm/en/

All Rights Reserved.

All Rights Reserved. FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR MEMORY SOLUTION") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMICONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products. Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions. The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Iapan, and may be subject to export or import laws or regulations in U.S. or other countries. You are

Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales and Marketing Division