Memory FeRAM

256 K (32 K \times 8) Bit

MB85R256F

DESCRIPTIONS

The MB85R256F is an FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 32,768 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

The MB85R256F is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R256F can be used for 10¹² read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.


The MB85R256F uses a pseudo - SRAM interface.

FEATURES

- Bit configuration : 32,768 words × 8 bits
- Read/write endurance : 10¹² times / byte
- Data retention : 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)
- Operating power supply voltage : 2.7 V to 3.6 V
- Low power consumption : Operating power supply current 5 mA (Typ)
 - Standby current 5 μA (Typ)
- Operation ambient temperature range: 40 $^{\circ}C$ to $\,+$ 85 $^{\circ}C$
- Package : 28-pin plastic TSOP
 - RoHS compliant




PIN ASSIGNMENTS



■ PIN FUNCTIONAL DESCRIPTIONS

Pin no.	Pin name	Functional description	
1 to 10, 21, 23 to 26	A ₀ to A ₁₄	Address input pins	
11 to 13, 15 to 19	I/O ₀ to I/O ₇	Data input/output pins	
20	CE	Chip enable input pin	
27	WE	Write Enable input pin	
22	ŌĒ	Output enable input pin	
28	VDD	Supply Voltage pin	
14	GND	Ground pin	

BLOCK DIAGRAM



■ FUNCTION LIST

Operation mode	CE	WE	OE	I/O ₀ to I/O ₇	Power supply current
	Н	×	×		0, 1
Standby precharge	×	L	L	Hi-Z	Standby (Is _B)
	×	Н	Н		(100)
	L	Ψ	٦ <u>٢</u>		
Latch address	Ψ.	Н	L		
	٦¥	L	Н		
Write	L	L	Н	Data input	Operation (IDD)
Read	L	Н	L	Data output	

H: High level, L: Low level, ×: can be either H, L, ႃ or _ , Hi-Z: High impedance, ႃ ∶ Latch address at falling edge

■ ABSOLUTE MAXIMUM RANGES

Parameter	Symbol	Rat	Unit	
Faidilielei	Symbol	Min	Max	
Power supply voltage*	Vdd	- 0.5	+ 4.0	V
Input voltage*	VIN	- 0.5	Vdd + 0.5	V
Output voltage*	Vout	- 0.5	Vdd + 0.5	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	- 55	+ 125	°C

 * : These parameters are based on the condition that V_{SS} is 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Falameter	Symbol	Min	Тур	Max	Unit
Power supply voltage*1	Vdd	2.7	3.3	3.6	V
Operation ambient temperature ^{*2}	TA	- 40		+ 85	°C

*1 : These parameters are based on the condition that V_{SS} is 0 V.

*2 : Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Conditions		Unit		
Farameter	Symbol	Conditions	Min	Тур	Max	Unit
Input leakage current	L	$V_{IN} = 0 V \text{ to } V_{DD}$			10	μA
Output leakage current	Ilo	$\frac{V_{\text{OUT}} = 0 \text{ V to } V_{\text{DD}},}{\overline{\text{CE}} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}}$			10	μA
Operating power supply current*1	lod	$\label{eq:cell} \begin{split} \overline{CE} &= 0.2 \text{ V},\\ \text{Other inputs} &= V_{\text{DD}} - 0.2 \text{ V}/0.2 \text{ V},\\ t_{\text{RC}} (\text{Min}), \text{ lout} &= 0 \text{ mA} \end{split}$		5	10	mA
Standby current*2	lsв	$\overline{CE}, \overline{WE}, \overline{OE} \ge V_{DD}$		5	50	μA
High level input voltage	Vін	V _{DD} = 2.7 V to 3.6 V	$V_{\text{DD}} \times 0.8$		$\begin{array}{c} V_{\text{DD}} + 0.5 \\ (\leq 4.0) \end{array}$	V
Low level input voltage	VIL	V _{DD} = 2.7 V to 3.6 V	- 0.5		+ 0.6	V
High level output voltage	Vон	Iон = - 2.0 mA	$V_{\text{DD}} \times 0.8$			V
Low level output voltage	Vol	IoL = 2.0 mA			0.4	V

*1: During the measurement of IDD, the Address and Data In were taken to only change once per active cycle. Iout: output current

*2: All pins other than setting pins shall be input at the CMOS level voltages such as $H \ge V_{DD}$, $L \le 0 V$.



2. AC Characteristics

AC Characteristics Test Condition

Power supply voltage: 2.7 V to 3.6 VOperation ambient temperature:- 40 °C to + 85 °CInput voltage amplitude: 0.3 V to 2.7 VInput rising time: 10 nsInput falling time: 10 nsInput evaluation level: Vbb/2Output evaluation level: Vbb/2Output Load Capacitance:100 pF

(1) Read cycle

Parameter	Symbol	Va	Value		
Falameter	Symbol	Min	Мах	Unit	
Read cycle time	t RC	150			
CE active time	t CA	70	500		
Read pulse width	t RP	70	500		
Precharge time	t _{PC}	80			
Address setup time	tas	0		ns	
Address hold time	tан	25		115	
CE access time	t CE		70		
OE access time	toe		70		
CE output floating time	tнz		25		
OE output floating time	tонz		25		

(2) Write cycle

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Мах	
Write cycle time	twc	150		
CE active time	tca	70	500	
Write pulse width	twp	70	500	
Precharge time	t _{PC}	80		
Address setup time	tas	0		ns
Address hold time	tан	25		
Data setup time	tos	50		
Data hold time	tон	0		1




3. Pin Capacitance

Parameter	Symbol	Conditions	Value			Unit
Falameter	Symbol	conditions	Min	Тур	Мах	Unit
Input capacitance	CIN	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$		_	10	pF
Output capacitance	Соит	$f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$			10	pF





TIMING DIAGRAM

1. Read cycle (CE Control)




2. Read cycle (OE Control)






4. Write cycle (WE Control)



■ POWER ON/OFF SEQUENCE



Parameter	Symbol	Value			Unit	
Falameter	Symbol	Min	Тур	Max	Unit	
CE level hold time at power OFF	tpd	80			ns	
CE level hold time at power ON	tpu	80			ns	
Power supply rising time	tr	0.05		200	ms	

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FeRAM CHARACTERISTICS

ltem	Min	Max	Unit	Parameter
Read/Write Endurance*1	10 ¹²		Times/byte	Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
	10			Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
Data Retention*2	95		Years	Operation Ambient Temperature $T_A = +55 \ ^{\circ}C$
	≥ 200			Operation Ambient Temperature $T_A = +35 \ ^{\circ}C$

*1 : Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

*2 : Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.


NOTES ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

■ ESD AND LATCH-UP


Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥ 2000 V
ESD MM (Machine Model) JESD22-A115 compliant	-	≥ 200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥ 1000 V
Latch-Up (I-test) JESD78 compliant	MB85R256FPFCN-G-BNDE1	
Latch-Up (V _{supply} overvoltage test) JESD78 compliant		
Latch-Up (Current Method) Proprietary method		≥ 300 mA
Latch-Up (C-V Method) Proprietary method		

• Current method of Latch-Up Resistance Test



Note : The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow.
Confirm the latch up does not occur under I_{IN} = ± 300 mA.
In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL]: Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


■ ORDERING INFORMATION


Part number	Package	Shipping form	Minimum shipping quantity	
MB85R256FPFCN-G-BNDE1	28-pin plastic TSOP	Tray	*	


*: Please contact our sales office about minimum shipping quantity.



PACKAGE DIMENSION









PACKING INFORMATION

1. Tray

1.1 Tray Dimensions




1.2 IC orientation





1.3 Product label indicators(example)


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]






1.4 Dimensions for Containers

(1) Dimensions for inner box



L	W	Н
165	360	75
		(Dimensions in mm)

(2) Dimensions for outer box



L	W	Н
355	385	195

(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results	
15	MARKING	New making format is added.	



FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://www.fujitsu.com/jp/fsm/en/

All Rights Reserved.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMI-CONDUCTOR MEMORY SOLUTION ") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMI-CONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales and Marketing Division