# Memory FeRAM

# 1 M Bit (128 $K \times 8$ )

# MB85R1001A

#### **■ DESCRIPTIONS**

The MB85R1001A is an FeRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words  $\times$  8 bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies.

The MB85R1001A is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R1001A can be used for 10<sup>10</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM.

The MB85R1001A uses a pseudo-SRAM interface.

#### **■ FEATURES**

• Bit configuration : 131,072 words × 8 bits

• Read/write endurance : 10<sup>10</sup> times / byte

• Data retention : 10 years ( +55 °C), 55 years ( +35 °C)

Operating power supply voltage : 3.0 V to 3.6 V

Low power operation : Operating power supply current 10 mA (Typ)


Standby current 10 µA (Typ)

Operation ambient temperature range : - 40 °C to + 85 °C
 Package : 48-pin plastic TSOP

RoHS compliant




## **■ PIN ASSIGNMENTS**



## **■ PIN DESCRIPTIONS**

Pin Number	Pin Name	Functional Description
1, 2, 4, 5, 8, 18 to 26, 28, 29, 45	A0 to A16	Address Input pins
33 to 35, 38 to 42	I/O1 to I/O8	Data Input/Output pins
44	CE1	Chip Enable 1 Input pin
7	CE2	Chip Enable 2 Input pin
6	WE	Write Enable Input pin
48	ŌĒ	Output Enable Input pin
10, 16, 37	VDD	Supply Voltage pins Connect all three pins to the power supply.
13, 27, 46	VSS	Ground pins Connect all three pins to ground.
3, 9, 11, 12, 14, 15, 17, 30 to 32, 36, 43, 47	NC	No Connect pins Leave these pins open, or connect to VDD or VSS.

## **■ BLOCK DIAGRAM**



#### **■ FUNCTIONAL TRUTH TABLE**

Operation Mode	CE1	CE2	WE	OE	I/O1 to I/O8	Supply Current	
	Н	Х	Х	Х		Ot a sell as	
Standby Precharge	Х	L	Х	Х	Hi-Z	Standby (Is <sub>B</sub> )	
	Х	Х	Н	Н		(102)	
Read	7	Н	Н	L			
Neau	L	7		_	Data Output	Operation	
Read(Pseudo-SRAM, OE control*1)	L	Н	Н	¥			
Write	Z	Н	L	Н		(IDD)	
VALITO	L		_		Data Input		
Write(Pseudo-SRAM, WE control*2)	L	Н	Z	Н			

Note: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X can be either H, L, ¬L or ⊥ , Hi-Z = High Impedance ¬L : Latch address and latch data at falling edge, ⊥ : Latch address and latch data at rising edge

\*1 :  $\overline{OE}$  control of the Pseudo-SRAM means the valid address at the falling edge of  $\overline{OE}$  to read.

\*2 : WE control of the Pseudo-SRAM means the valid address and data at the falling edge of WE to write.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
rai ametei	Syllibol	Min	Max	Offic
Power Supply Voltage*	V <sub>DD</sub>	- 0.5	+ 4.0	V
Input Pin Voltage*	Vin	- 0.5	$V_{DD} + 0.5 \ ( \le 4.0)$	V
Output Pin Voltage*	Vоит	- 0.5	$V_{DD} + 0.5 \ ( \le 4.0)$	V
Operation ambient temperature	TA	<b>- 40</b>	+ 85	°C
Storage Temperature	Тѕтс	<b>– 55</b>	+ 125	°C

<sup>\* :</sup> All voltages are referenced to VSS = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### **■ RECOMMENDED OPERATING CONDITIONS**

Parameter	Value				
Farameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage*1	V <sub>DD</sub>	3.0	3.3	3.6	V
Operation ambient temperature*2	TA	<b>- 40</b>		+ 85	°C

<sup>\*1 :</sup> All voltages are referenced to VSS = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

<sup>\*2 :</sup> Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

## **■ ELECTRICAL CHARACTERISTICS**

## 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition		Value		Unit
Parameter	Syllibol	Condition	Min	Тур	Max	Unit
Input Leakage Current	<b>I</b> LI	V <sub>IN</sub> = 0 V to V <sub>DD</sub>	_	_	10	μА
Output Leakage Current	<b>I</b> LO	$\frac{V_{\text{OUT}} = 0 \text{ V to } V_{\text{DD}},}{CE1 = V_{\text{IH}} \text{ or } \overline{OE} = V_{\text{IH}}}$	_		10	μА
Operating Power Supply Current*1	IDD	CE1 = 0.2 V, CE2 = V <sub>DD</sub> -0.2 V, lout = 0 mA		10	15	mA
		<u>CE</u> 1 ≥ V <sub>DD</sub> -0.2 V				
Standby Current*2	Isв	CE2 ≤ 0.2 V		10	50	μΑ
		$\overline{OE} \ge V_{DD} - 0.2 \text{ V}, \ \overline{WE} \ge V_{DD} - 0.2 \text{ V}$				
High Level Input Voltage	Vıн	V <sub>DD</sub> = 3.0 V to 3.6 V	$V_{DD} \times 0.8$	_	$V_{DD} + 0.5$ ( $\leq 4.0$ )	V
Low Level Input Voltage	VIL	V <sub>DD</sub> = 3.0 V to 3.6 V	- 0.5	_	+ 0.6	V
High Level Output Voltage	Vон	lон = −1.0 mA			V	
Low Level Output Voltage	Vol	IoL = 2.0 mA		—	0.4	V

<sup>\*1 :</sup> During the measurement of IDD, the Address and Data In were taken to only change once per active cycle. Iout: output current

<sup>\*2 :</sup> All pins other than setting pins shall be input at the CMOS level voltages such as  $H \ge V_{DD} - 0.2 \text{ V}, L \le 0.2 \text{ V}.$ 

#### 2. AC Characteristics

#### • AC Test Conditions

Power Supply Voltage : 3.0 V to 3.6 V

Operation Ambient Temperature : -40 °C to +85 °C

Input Voltage Amplitude : 0.3 V to 2.7 V

Input Rising Time : 5 ns Input Falling Time : 5 ns

Input Evaluation Level : 2.0 V / 0.8 V
Output Evaluation Level : 2.0 V / 0.8 V
Output Load Capacitance : 50 pF

## (1) Read Cycle

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	Unit
Read Cycle Time	t <sub>RC</sub>	150		ns
CE1 Active Time	t <sub>CA1</sub>	120		ns
CE2 Active Time	t <sub>CA2</sub>	120		ns
OE Active Time	t <sub>RP</sub>	120		ns
Precharge Time	<b>t</b> PC	20		ns
Address Setup Time	tas	0		ns
Address Hold Time	<b>t</b> AH	50		ns
OE Setup Time	<b>t</b> ES	0		ns
Output Hold Time	tон	0		ns
Output Set Time	<b>t</b> LZ	30		ns
CE1 Access Time	t <sub>CE1</sub>	_	100	ns
CE2 Access Time	t <sub>CE2</sub>	_	100	ns
OE Access Time	toe	_	100	ns
Output Floating Time	tонz	_	20	ns

## (2) Write Cycle


Parameter	Symbol	Val	ue	Unit
Farameter	Symbol	Min	Max	
Write Cycle Time	<b>t</b> wc	150	_	ns
CE1 Active Time	t <sub>CA1</sub>	120	<del></del>	ns
CE2 Active Time	t <sub>CA2</sub>	120	_	ns
Precharge Time	<b>t</b> PC	20	<del></del>	ns
Address Setup Time	tas	0	<del></del>	ns
Address Hold Time	tан	50	<del></del>	ns
Write Pulse Width	twp	120	<del></del>	ns
Data Setup Time	<b>t</b> os	0	_	ns
Data Hold Time	tон	50	<del></del>	ns
Write Setup Time	tws	0	<u>—</u>	ns

# 3. Pin Capacitance


Parameter	Symbol	Condition		Value		Unit
Farameter	Symbol	Condition	Min	Тур	Max	Oille
Input Capacitance	Cin	$V_{DD} = V_{IN} = V_{OUT} = 0 V$ ,	_	_	10	pF
Output Capacitance	Соит	f = 1 MHz, T <sub>A</sub> = +25 °C	_	_	10	pF

## **■ TIMING DIAGRAMS**


# 1. Read Cycle Timing (CE1 Control)




## 2. Read Cycle Timing (CE2 Control)




# 3. Read Cycle Timing (OE Control)




# 4. Write Cycle Timing (CE1 Control)




# 5. Write Cycle Timing (CE2 Control)



# 6. Write Cycle Timing (WE Control)



## **■ POWER ON/OFF SEQUENCE**



Parameter	Symbol		Linit		
Farameter	Symbol	Min	Тур	Max	Unit
CE1 level hold time for Power OFF	<b>t</b> PD	85		_	ns
CE1 level hold time for Power ON	<b>t</b> PU	85			ns
Power supply rising time	<b>t</b> R	0.05		200	ms

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

In case the power is turned on or off, use the power supply reset IC and fix the CE2 to low level, to prevent unexpected writing. Use either of  $\overline{CE1}$  or CE2, or both to disable control of the device.

#### **■ FeRAM CHARACTERISTICS**

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10 <sup>10</sup>		Times/byte	Operation Ambient Temperature T <sub>A</sub> = + 85 °C
Data Retention*2	10		Years	Operation Ambient Temperature T <sub>A</sub> = + 55 °C
Data Neterition -	55	_	Tears	Operation Ambient Temperature T <sub>A</sub> = + 35 °C

<sup>\*1 :</sup> Total number of reading and writing defines the minimum value of endurance, as an FeRAM memory operates with destructive readout mechanism.

#### ■ NOTES ON USE


We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

<sup>\*2 :</sup> Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

#### **■ ESD AND LATCH-UP**

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥  2000 V
ESD MM (Machine Model) JESD22-A115 compliant	MB85R1001ANC-GE1	≥  200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥  1000 V
Latch-Up (I-test) JESD78 compliant		_
Latch-Up (V <sub>supply</sub> overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		≥  300 mA
Latch-Up (C-V Method) Proprietary method		_


#### · Current method of Latch-Up Resistance Test



Note: The voltage  $V_{IN}$  is increased gradually and the current  $I_{IN}$  of 300 mA at maximum shall flow. Confirm the latch up does not occur under  $I_{IN} = \pm 300$  mA.

In case the specific requirement is specified for I/O and  $I_{\rm IN}$  cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

## • C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

#### ■ REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

## **■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES**


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


## ■ ORDERING INFORMATION

Part Number	Package	Shipping form	Minimum shipping quantity
MB85R1001ANC-GE1	48-pin plastic TSOP	Tray	*

<sup>\*:</sup> Please contact our sales office about minimum shipping quantity.

#### ■ PACKAGE DIMENSIONS





# ■ MARKING(example)

I JAPAN MB85R1001A 1150 E00 E1


MB85R1001A 1150 E00 E1

[TSOP 48]


#### **■ SHIPPING FORM**

## 1. Tray

## 1.1 Tray Dimensions




## 1.2 IC orientation




#### 1.3 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]



## 1.4 Dimensions for Containers


## (1) Dimensions for inner box



L	W	Н
165	360	75

(Dimensions in mm)

## (2) Dimensions for outer box



L	W	Н
355	385	195

(Dimensions in mm)

## ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results	
16	MARKING	New marking format is added.	

## FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://www.fujitsu.com/jp/fsm/en/

#### All Rights Reserved.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR MEMORY SOLUTION") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMICONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products

any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions

operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales and Marketing Division