

Fujitsu Semiconductor Successfully Embeds Flash Memory onto DDC™ Technology

Further expands scope of the Mie Plant’s process technology for low-power devices

Yokohama, Japan, December 10, 2013 – Fujitsu Semiconductor Limited announced that it has developed the world’s first technology to produce chips with embedded flash memory on logic circuits fabricated using deeply depleted channel (DDC™) technology, with the 55nm process at the company’s Mie Plant. This makes it possible to consolidate DDC—for low-power operation in a conventional CMOS design—with flash memory, which is non-volatile memory, on a single chip, opening up new possibilities for a wide range of applications, such as the Internet of things. Details of this development will be presented at the IEEE International Electronic Device Meeting (IEDM) 2013, opening December 9 in Washington, DC.

As the Internet of things—in which many kinds of devices are connected to each other via the Internet—becomes more common, there is likely to be a growing demand for devices such as LSIs with built-in sensors for use in wireless sensor networks. For applications such as these, in addition to the necessary characteristics of low-voltage operation and low power consumption, there is demand for device equipped with non-volatile memory, which does not require power for storing sensor data.

Fujitsu Semiconductor licensed technology from SuVolta, Inc., and then worked on co-developing the world’s first practical implementation of low-power DDC technology. Production of these chips has already begun at Fujitsu Semiconductor’s Mie Plant. Fujitsu Semiconductor has developed a fabrication technology that makes it possible to consolidate DDC transistors on the same chip with floating-gate tunnel oxide (FLOTOX) flash memory.

In FLOTOX flash memory (Figure 1), inserting electrons into a floating gate (program), and extracting electrons from it (erase), are used to represent the 0s and 1s of data. When inserted electrons leak out of the floating gate, it becomes impossible to store data correctly. Indeed, the “single bit charge loss” (SBCL) that can occur after repeated program/erase cycles is the greatest challenge when using this design. It had been thought that steps such as “STI corner rounding” and “tunnel oxide formation” used in FLOTOX fabrication need to be processed at high temperatures (approximately 1,000°C) in order to avoid this failure.




Fig.1 FLOTOX Structure

DDC transistors (Figure 2), however, are characterized by the formation of the depleted layer, where dopants are held to very low density, underneath the gate electrode. The use of high-temperature processes is incompatible with the formation and retention of this kind of layer.




Fig.2 DDC Structure

Fujitsu Semiconductor’s development team focused on forming FLOTOX using only low-temperature processes.

They conducted a complete review, paying close attention to each process along the way, and found that adjustments that would optimize the dopant density distribution in the channel region and source/drain electrodes would result in process conditions that can form FLOTOX structures, while maintaining the characteristics that DDC transistors require. Test chips produced with these new parameters were confirmed to have good initial characteristics for flash-memory operation and to be free from SBCL failures after repeated program/erase cycles, demonstrating that it is free from reliability problems.

Furthermore, in the course of this optimization work, it was found that the mechanism that produces SBCL is not current stress on the tunnel oxide film, as previously believed, but is dictated by hot hole injection near drains. This new understanding is likely to contribute to further process optimizations in the future.

Fujitsu Semiconductor looks forward to continuing to develop process technologies that strike an ideal balance between functionality, performance, and cost, and to contribute to higher added value in customer products.

About Fujitsu Semiconductor

Fujitsu Semiconductor Limited designs and manufactures semiconductors, providing highly reliable, optimal solutions and support to meet the varying needs of its customers. Products and services include Customized SoCs (ASICs), Foundry Service, ASSPs, and Ferroelectric RAMs (FRAMs), with wide-ranging expertise focusing on mobile, imaging, automotive and high performance applications. Fujitsu Semiconductor also drives power efficiency and environmental initiatives. Headquartered in Yokohama, it was established as a subsidiary of Fujitsu Limited on March 21, 2008. Through its global sales and development network, with sites in Japan and throughout Asia, Europe, and the Americas, Fujitsu Semiconductor offers semiconductor solutions to the global marketplace.

For more information, please see: : <http://jp.fujitsu.com/fsl/en/>

Press Contacts

Public Relations

Fujitsu Semiconductor Limited

Inquiry: <https://www-s.fujitsu.com/jp/group/fsl/en/release/inquiry.html>

Customer Contacts

Inquiry: <http://edevic.fujitsu.com/en-qform.html>

Company and product names mentioned herein are trademarks or registered trademarks of their respective companies. Information provided in this press release is accurate at time of publication and subject to change without advance notice.

Embedded FLOTOX Flash on Ultra-Low Power 55nm Logic DDC Platform

M. Hori, K. Fujita, M. Yasuda, K. Ookoshi, M. Tsutsumi, H. Ogawa, M. Takahashi, T. Ema

Fujitsu Semiconductor Ltd.
1500 Mizono, Tado, Kuwana Mie, Japan
Phone:+81-594-24-9168, Fax:+81-594-24-1988, E-mail: hori.mitsuaki@jp.fujitsu.com

Abstract

We have successfully embedded flash memory on an ultra-low power (<0.9V) 55nm Deeply Depleted Channel™ (DDC) platform. In spite of reduced thermal budget of DDC process, single-bit charge loss (SBCL) of flash after cycling can be optimized and is comparable to that of baseline embedded flash. We have also verified that improved variability and resultant ultra-low power digital performance of the DDC process is maintained in an embedded flash flow.

Introduction

The DDC transistor has been shown to achieve ultra-low voltage SRAM operation [1] and to improve digital and analog performance [2] by aggressive reduction in random dopant fluctuation (RDF) and improvement in device electrostatic performance.

It is strongly desired to embed non-volatile memories on the DDC platform to enable a wide range of ultra-low power applications such as smartcards and a variety of energy harvesting and sensor MCUs for Internet of Things (IoT) applications.

We have successfully embedded and characterized 1T NOR FLOTOX flash macro on DDC platform. The FLOTOX flash cell itself can be applied to other architectures such as 2T NOR flash suitable for ultra-low power applications [3-4].

DDC Structure and 1T NOR Flash Macro

Cross sectional DDC structure is shown in Fig.1. DDC process utilizes reduced thermal budget in order to suppress impurity diffusion into the undoped epitaxial channel layer.

Memory cell layout of 1T NOR FLOTOX flash macro used in this work is shown in Fig.2. The macro contains 512 word lines (WL) and 1024 bit lines (BL) resulting 512k cells.

Process Flow and Challenges

Fig. 3 compares the process flow for embedded flash on DDC platform with that for standard DDC and embedded flash on baseline platform. Modified steps for embedded flash on DDC platform are highlighted by yellow. Epitaxial layer is thickened to compensate for Si loss during additional oxidation steps for flash tunnel oxide (TNOX) and high voltage gate oxide (HVGOX). Temperatures for flash related steps are aggressively lowered. Channel and drain engineering for flash and HV transistors are carefully modified.

Fig. 4 shows cross-sectional TEM of fabricated flash cells on both baseline and DDC platforms. The cells are very similar with the exception of smaller STI corner rounding of flash on DDC platform.

Leakage current through TNOX and ONO with aggressively reduced thermal budget is very concerned to degrade flash data retention characteristics. Moreover, past literature [5-7] suggests that low temperature TNOX and reduced STI corner rounding degrade flash reliability, especially single bit charge loss (SBCL) after program & erase (P/E) cycling.

DDC Characteristics

Fig. 5 shows Ion-Ioff plots comparing performance of DDC transistors with and without embedded flash. Though there found slightly worse NMOS but slightly better PMOS with embedded flash, the differences are small enough to adjust.

Fig. 6 shows Pelgrom AVT values as a function of V_T . Pelgrom AVT values on an embedded flash DDC flow are comparable to those on a standard DDC flow and significantly better than those on a baseline 55nm flow.

The results validate that the additional thermal budget for the flash related steps could be enough reduced to suppress impurity diffusion from screen layer to un-doped epitaxial channel layer of DDC transistors.

High Voltage (10V) Transistors for Flash Control

Fig. 7 shows source drain (SD) breakdown voltage (BV) of high voltage (HV) transistors as a function of V_T . Even with the aggressive reduction in thermal budget, both NMOS and PMOS transistors show BV in excess of 10V. If HV NMOS and PMOS are used symmetrically for flash control, the peripheral circuit can apply 20V to the FLOTOX flash cell, making it applicable not only for 1T NOR but also for other architectures of FLOTOX cell such as 2T NOR.

The results validate that the aggressively reduced thermal budget for flash related steps is well acceptable for HV transistors.

Fundamental Characteristics of Single Flash Cell

Table 1 summarizes the 4 different process conditions for flash cells on DDC platform – 2 levels of SD implant energy and 3 levels of V_T doses for lower SD implant energy.

Fig. 8 shows fundamental characteristics of single flash cell monitors, initial V_T (V_{Ti}), program V_T (V_{Tp}), V_{Tp} after accelerated drain disturb (DD), erase V_T (V_{Te}) and V_{Te} after accelerated gate disturb (GD). Flash cells on DDC platform show a clear V_{Tp} shift by the accelerated DD.

Other characteristics are comparable to baseline though V_{ti} of some DDC splits are different.

Fig. 9 shows bias conditions for the accelerated DD. There are 2 possible models for the V_{tp} shift by DD. One is electron F-N tunneling from floating gate (FG) to drain through TNOX and the other is hot hole injection from drain edge to FG. The hot hole is generated by impact ionization at drain edge.

Fig. 10 shows V_{tp} shift by DD as a function of V_{ti} . V_{tp} shift increases with increasing V_T dose and decreases with increasing SD implant energy. It is clear that the V_{tp} shift is caused by hot hole injection and not by intrinsic TNOX tunneling, since impact ionization during DD is increased with increasing V_T dose and decreased with increasing SD implant energy but F-N tunneling is not so much affected by the splits.

Fig. 11 shows V_{tp} shift by DD as a function of disturb time with normal program bias. If disturb time is less than 2ms, V_{tp} shift is negligibly small. Since programming for each cell is completed by 1-2 of 1us pulses, DD time for the worst cell on a BL is about 1ms and less than 2ms. These suggest that the observed V_{tp} shift by DD does not degrade V_{tp} distribution within in a flash array. But past literature [6] suggests that the degraded DD may degrade SBCL after cycling.

Initial Characteristics of 512k Flash Macro

Based on the single cell results and the suggestion of past literature [6] especially about impact of DD on SBCL, we compared DDC-1 and DDC-2 with baseline. DDC-2 has higher flash SD implant energy and smaller DD compared to DDC-1.

Fig. 12 shows V_T distributions at initial, program and erase state of 70 macros for each condition. Though initial V_T (V_{ti}) is a little different from each other, program and erase V_T (V_{tp} and V_{te}) are comparable to others because of verify operation implemented in the macro. Nice V_{tp} distributions for any of the conditions validate small enough impact of DD on array programming as expected from Fig. 11.

Fig. 13 shows V_{tp} distributions before and after 250C bake. No severe V_{tp} shift was seen for any of the conditions which validating leakage current through TNOX and ONO with the aggressively reduced thermal budget is not an issue.

These results validate that initial characteristics of the macro with the aggressively reduced thermal budget are well acceptable and healthy.

Characteristics of 512k Flash Macro after Cycling

Since flash reliability after cycling especially SBCL is a big concern, we cycled 20 dice for each condition up to 1k times. 10 dice for each were used for V_{te} shift and another 10 dice for V_{tp} shift after cycling and bake. We lowered the bake temperature down to 150C and elongated the bake time up to 1kh to detect SBCL definitely.

Fig. 14 shows minimum V_{tp} and maximum V_{te} in an 512k array as a function of cycling. We applied V_T verify operation for the normal cycling but did not apply it for program and erase operation just before V_{tp} and V_{te} measurement after predetermined cycling. Though flash cells on DDC platform showed a little faster window

narrowing by charge trapping than flash cells on baseline, it is well acceptable.

Fig. 15 shows V_{tp} and V_{te} distributions after 1k cycling and 150C 0-1kh bake. We plotted all cells on 10 dice of 512k macro at once in a graph to make SBCL more clearly visible. No V_{te} shift was seen on any of the conditions. On the other hand, V_{tp} shift of SBCL was seen on DDC-1 but not seen on both DDC-2 and baseline. Since differences between DDC-1 & DDC-2 are flash V_t and SD implant conditions and resultant drain disturb (DD) amount, the results mean that (1) SBCL found on DDC-1 is dominated by hot hole injection during DD and can be optimized as DDC-2, (2) very low temperature TNOX and small STI rounding adopted for both DDC-1 and DDC-2 are not issues.

All of the results shown above validate healthy and well acceptable initial and post-cycling characteristics of DDC-2. Moreover, DDC-2 can be improved more because there is room to reduce V_T dose further and match DD to the baseline as seen in Figure 10.

Conclusions

Embedded flash memory has been successfully integrated on to an ultra-low power 55nm DDC platform. This should pave the way for a variety of low power MCU based applications.

This work on flash added new knowledge to the past literatures, (1) flash single bit charge loss (SBCL) is much dominated by hot hole injection during drain disturb (DD) rather than F-N stressing of TNOX and (2) very low temperature TNOX, ONO and STI schemes are not issues.

Acknowledgements

The authors acknowledge Mr. M. Chijiwa, T. Deguchi, K. Mizutani and T. Mori in Fujitsu Semiconductor Ltd. for their supports and encouragements. The authors also acknowledge Dr. P. Ranade and his colleagues in SuVolta for valuable discussions about DDC technology. The authors would like to thank engineers in Mie fab of Fujitsu Semiconductor Ltd. for their cooperation and discussions.

References

- [1] K. Fujita et al., 'Advanced Channel Engineering Achieving Aggressive Reduction of V_T Variation for Ultra-Low-Power Applications', *IEDM 2011*, pp749-752
- [2] L. T. Clark, et al., 'A Highly Integrated 65-nm SoC Process with Enhanced Power/Performance of Digital and Analog Circuits', *IEDM 2012*, pp335-338
- [3] G. Tao et al., 'A Quantitative Study of Endurance Characteristics and Its Temperature Dependence of Embedded Flash Memories With 2T-FN NOR Device Architecture', *IEEE Trans. Dev. Mat. Rel.* vol.7, 304(2007)
- [4] Sung-Rae Kim et al., 'High performance 65nm 2T-embedded Flash memory for high reliability SOC applications', *IEEE IMW 2010*
- [5] G. Ghidini, 'Charge-related phenomena and reliability of non-volatile memories', *Microelectronics Reliability* vol.52, 1876(2012)
- [6] A. Chimenton et al., 'Drain-accelerated degradation of tunnel oxides in Flash memories', *IEDM 2002*, pp167-170
- [7] Ming-Yi Lee et al., 'Anomalous Single Bit Retention Induced by Asymmetric STI-Corner-Thinning for Floating Gate Flash Memories', *IEEE IPFA 2012*




Fig.1 Structure of DDC transistor




Fig.2 FLOTOX flash cell layout

	DDC	flash on BL	flash on DDC
DDC implant	POR	-	POR
Blanket epi	25nm	-	35nm
STI	LT	HT	LT
Flash TN-OX, FG & ONO	-	HT	LT
HV implant	-	POR	modify
MV implant	POR	POR	POR
HV-GOX	-	HT	LT
MV-GOX	LT	HT	LT
DDC-GOX	LT	HT	LT
Gate poly	POR	POR	POR
Flash CG	-	POR	POR
Flash SD	-	POR	modify
Flash SW-OX	-	HT	LT
HV/MV/DDC Gate	POR	POR	POR
HV LDD	-	POR	modify
MV LDD	POR	POR	POR
DDC LDD	POR	-	POR
SW	POR	POR	POR
SD	POR	POR	POR
Silicide	POR	POR	POR
BEOL	POR	POR	POR

* HV:10V for flash control, MV: 3.3V for I/O

Fig.3 Process flow of DDC and embedded flash




Fig.4: a) X-TEM of flash parallel to BL on baseline & DDC




Fig.4: b) XTEM of flash parallel to WL on baseline & DDC




Fig.5: a) Ion/Toff plot for short channel NMOS b) Ion/Toff plot for short channel PMOS




Fig.6: Pelgrom AVT as a function of long channel V_T




Fig.7: a) BV of HV NMOS b) BV of HV PMOS

Table 1: conditions for flash evaluation

	Vt implant	SD implant
baseline	POR	POR
DDC-1+	highest dose	POR
DDC-1	higher dose	POR
DDC-1-	lower dose	POR
DDC-2	lower energy	higher energy




Fig.8: Fundamental flash characteristics




Fig.9: Bias condition of DD




Fig.10: dependence of Vtp shift by DD on Vti




Fig.11: Dependence of Vtp shift on DD time




Fig.12: Distribution of UV, Vtp & Vte in 512k*70 dice




Fig.13: Vtp before & after 250C bake for 512k*70dice




Fig.14: flash window as a function of cycling




Fig.15: Vte & Vtp distribution after 1k cycling & 150C bake

Embedded FLOTOX Flash on Ultra-Low Power 55nm Logic DDC Platform

**M. Hori, K. Fujita, M. Yasuda, K. Ookoshi,
M. Tsutsumi, H. Ogawa, M. Takahashi, T. Ema**


Fujitsu Semiconductor Ltd.

Outline

- Introduction
- Process Flow, Structures and Challenges
- Logic transistor characteristics
 - DDC transistors for logic circuits
 - HV transistors for flash control
- Results on Flash
 - Overall characteristics of single bit cell
 - Initial characteristics of 512k macro
 - Characteristics of macro after cycling
- Summary

Introduction

Deeply Depleted Channel™ (DDC) Transistor



DDC is promising for ultra-low-power and ultra-low-voltage applications.

Introduction (Cont'd)


Low voltage and Low power sensor MCUs are strongly demanded for IoT.

 <p>Lighting HVAC</p>	 <p>Security</p>	 <p>Cattle-breeding</p>	 <p>Agriculture</p>
<p>Sensing</p> <ul style="list-style-type: none">• Illuminance/Sense of human/Opening and closing of the door windows• Temperature/Humidity/CO₂• Location information	<p>Sensing</p> <ul style="list-style-type: none">• Opening and closing of the door windows	<p>Sensing</p> <ul style="list-style-type: none">• Temperature/Humidity/CO₂• Motion detection• Location information	<p>Sensing</p> <ul style="list-style-type: none">• Measuring the amount of solar radiation• Temperature/Humidity/CO₂• Soil moisture/Soil temperature

[Source :<http://jp.fujitsu.com/group/fsl/en/release/20130422.html>]



MCUs desires non-volatile memories on Ultra Low power Logic (= DDC transistor)

1T1NOR FLOTOX flash cell layout



Cell size: $0.2052\mu\text{m}^2$

512k cells
(512WL*1024BL)





Process flow


Modules	Steps	BL	DDC	Flash on BL	Flash on DDC
DDC channel	DDC implant	-	POR	-	POR
	Blanket epi	-	25nm	-	35nm
STI	STI	HT	LT	HT	LT
Flash FG	Flash TN-OX, FG & ONO	-	-	HT	LT
Logic gate	HV implant	-	-	POR	modify
	MV implant	POR	POR	POR	POR
	HV-GOX	-	-	HT	LT
	MV-GOX	HT	LT	HT	LT
	DDC-GOX	HT	LT	HT	LT
	Gate poly	POR	POR	POR	POR
Flash Tr	Flash CG	-	-	POR	POR
	Flash SD	-	-	POR	modify
	Flash SW-OX	-	-	HT	LT
Logic Tr	HV/MV/DDC Gate	POR	POR	POR	POR
	HV LDD	-	-	POR	modify
	MV LDD	POR	POR	POR	POR
	LV LDD	POR	POR	POR	POR
	SW	POR	POR	POR	POR
	SD	POR	POR	POR	POR
	Silicide	POR	POR	POR	POR
BEOL	BEOL	POR	POR	POR	POR

* HV:10V for flash control, MV: 3.3V for I/O

TEM of flash cells Parallel to BL





Flash on baseline




Flash on DDC

TEM of flash cells Parallel to WL




Flash on baseline



Flash on DDC


Challenges

- Low Temperature TNOX, ONO, STI, SW
- Channel and S/D engineering for flash and HV
- Impact of additional thermal budget on DDC




Performance of DDC transistors


NMOS





PMOS



AVt values for DDC transistors




BV of high voltage transistors




Splits for flash cells evaluation

	Vt implant	SD implant
▲ baseline	POR	POR
◆ DDC-1+	highest dose	POR
■ DDC-1	higher dose	POR
▲ DDC-1-	lower dose	POR
● DDC-2	lower energy	higher energy


Characteristics of single flash cell




Possible causes of V_{tp} shift by DD




Vtp shift by DD as a function of Vti



Vtp shift as a function of DD time




V_{ti}, V_{tp} and V_{te} of 512k flash macro





512k (512WL*1024BL) macro , 70 dice

Vtp before and after 250C bake



512k (512WL*1024BL) macro , 70 dice


Flash window after cycling



512k (512WL*1024BL) macro , 20 dice(10 for V_{te} , 10for V_{tp}) , 150C bake

Vte after 1k cycling and 150C bake


Cumulative cells in 512k * 10dice



512k (512WL*1024BL) macro , 20 dice(10 for Vte, 10for Vtp) , 150C bake

Vtp after 1k cycling and 150C bake

Cumulative cells in 512k * 10dice



512k (512WL*1024BL) macro , 20 dice(10 for Vte, 10for Vtp) , 150C bake

Differences between DDC-1 and -2

	Item	baseline	DDC-1	DDC-2
Process Condition	STI	POR rounding	LT small rounding	LT small rounding
	TNOX, ONO	POR	LT	LT
	Vt implant	POR	POR	lower energy
	SD implant	POR	POR	higher energy
Evaluation Results	HV-Tr BV	OK >10V	OK >10V	OK >10V
	Accelerated DD	OK	severe Vtp shift caused by hot hole injection	small Vtp shift
	Array Programming	OK	OK	OK
	Retention after 250C bake	OK	OK	OK
	Flash window after cycling	OK	faster narrowing	-
	1K cycling and 150c 1kh	OK	Vtp shift of SBCL	OK

Summary

- Embedded flash memory has been successfully integrated onto an ultra-low power 55nm DDC platform.
- This work added new knowledge,
 - 1) SBCL is more dominated by hot hole injection during DD rather than F-N stressing of TNOX.
 - 2) Very low temperature TNOX,ONO and STI schemes are not issues.