

Post-K Computer Development, Updates for SC'18

Fujitsu's High-end HPC Development



- Fujitsu has been leading HPC technologies for over 40 years

K computer

Ranked Top500 No.1 in 2011
Competitive in various fields



Gordon Bell
Prize Finalist
(2016)

HPCG

HPCG
No.3(2018)



Graph500
No.1(2018)



© RIKEN

PRIMEHPC
FX100



PRIMEHPC FX10



Post-K computer


Next Japanese flagship supercomputer
under development



Japanese National Project



- RIKEN and Fujitsu are currently developing Post-K computer, the most advanced general-purpose supercomputer, in the world



- Post-K computer is optimized to achieve superior performance in real applications as next Japanese flagship system

Post-K Computer Goals and Approaches



Application
performance

Approach


1. A64FX CPU
2. Compiler and Runtime
3. LLIO (Lightweight Layered IO-Accelerator)

A64FX CPU

■ Achieves high performance in HPC and AI applications

- Arm Scalable vector extension (SVE), high-bandwidth caches and memory
- (D|S|H)GEMM and INT (16b/8b) GEMM > 90%, STREAM Triad > 80%

	A64FX (Post-K computer)	SPARC64 VIII _{fx} (K computer)
ISA (Base + Extension)	Armv8.2-A + SVE	SPARC-V9 + HPC-ACE
Process Technology	7 nm	45 nm
Peak Performance	> 2.7 TFLOPS	128 GFLOPS
SIMD	512-bit	128-bit
# of Cores	48+4	8
Memory Peak B/W	1024 GB/s	64 GB/s



Compiler and Runtime

■ Fujitsu's compiler and runtime libraries exploit the hardware capabilities along three dimensions

- Support Fortran, C/C++, Python software development environment

	Memory access performance	Computational performance	Thread-parallel performance
Compiler & Runtime	<ul style="list-style-type: none">• Software prefetch• Loop-blocking	<ul style="list-style-type: none">• Software pipelining with Loop fission• Auto-vectorization with SVE	<ul style="list-style-type: none">• CMG & SVE optimized math library• OpenMP 5.0 API & fast barrier
Hardware capabilities	<ul style="list-style-type: none">• Hardware prefetch• Stacked memory; HBM2	<ul style="list-style-type: none">• Out-of-order• 512-bit SVE	<ul style="list-style-type: none">• 48 cores in 4 CMG• Inter-core barrier

Preliminary Performance Evaluation Results


■ A64FX's instruction set and compiler achieve high performance on loop of math function

Step 1. Armv8 coding

Step 2. + SVE + accel.Instruction coding


Step 3. + Inlined by compiler

Step 4. + Applied software pipelining by compiler



LLIO (Lightweight Layered IO-Accelerator)

- Boosts I/O performance w/o modifying Apps
 - Exploits SSD as a shared cache of persistent filesystem (PFS)
- Provides two kinds of temporary filesystems for I/O optimization
 - Shared/Local temporary filesystem



Post-K Computer Current Status

- CPU powered-on, OS running
- System design verification and testing are underway
- Preliminary performance evaluation started

Development Proceeding on Schedule

FUJITSU


Post-K Computer Hardware Features




- Post-K computer's high-density mounting achieves over 1 PFlops per rack




1 CPU/Node



CMU (CPU Memory Unit)
2 Nodes/CMU



Shelf
24 CMUs/Shelf
(48 Nodes)






Rack
8 Shelves/Rack
(384 Nodes)

(Cont.) Post-K Computer Hardware Features

■ High-density mounting, shortened transmission distance between CPUs

- High-efficiency water cooling unit on the CPU memory unit (CMU) provides 100% water-cooling
- The back-to-back layout and cable box shorten the cables length
- Single action connection of electric connectors and water couplers achieve compact CMU





shaping tomorrow with you