

Integration of High-Performance Transistors, High-Density SRAMs, and 10-level Copper Interconnects into a 90 nm CMOS Technology

● Satoshi Nakai ● Tsutomu Hosoda ● Yoshihiro Takao

(Manuscript received December 13, 2002)

This paper presents a 40 nm-gate-length transistor, an ultra-high-density 6T SRAM cell, 10-level Cu interconnects, and very-low-k (VLK) dielectrics for high-performance microprocessor applications. The key process features are 1) 193 nm lithography with a phase shift mask (PSM) and optical proximity correction (OPC) that enables us to fabricate a 40 nm-long gate and a sub-1 μm^2 SRAM cell, 2) a unique transistor feature called a sidewall-notched gate that enables optimal pocket implant placement and suppresses variations of the notch width much better than a poly-notched gate structure, 3) a 1.1 nm-thick nitrided oxide to achieve a high drive current and a reduced thermal budget to suppress boron penetration, and 4) an SiC-capped Cu/SiLK™ structure in 0.28 μm -pitch Metal 1-4 layers that realizes a k_{eff} of 3.0.¹⁾

1. Introduction

As CMOS technology is scaled down to the 90 nm generation, the full integration of high-performance devices, multilevel Cu interconnects with low-k dielectrics, and high-density SRAMs will become a major challenge. Transistors having 65 to 45 nm gate lengths for 90 nm technologies for high-performance applications have been reported,²⁾⁻⁹⁾ and we have achieved 40 nm-gate-length transistors for a 90 nm technology. Moreover, we have fabricated 10 levels of Cu interconnects, which is the largest number of Cu layers among reported technologies, and for intermediate layers we have applied an SiC-capped Cu/SiLK™ structure which realizes a k_{eff} of 3.0.

2. FEOL integration

By using a notched gate, we can achieve an optimal pocket implant placement, and in particular, suppress the channel impurity concentration.^{10),11)} However, variations in the

notch width of the poly-notched gate (conventional notched gate) are difficult to control so that they match the manufacturability criteria. We have therefore developed a new notched gate structure called the sidewall-notched gate. The sidewall-notched gate is formed as shown in **Figure 1**. After gate formation, a thin CVD-oxide and CVD-nitride are deposited (Step A). Then, the nitride is dry etched (Step B) and the oxide is wet etched (Step C). **Figure 2** shows a cross-sectional TEM photograph of the sidewall-notched gate. This method provides good controllability of the notch width because it is defined by the thicknesses of the CVD films. **Figures 3 (a)** and **(b)** show the threshold voltage as a function of gate length for sidewall-notched transistors and poly-notched transistors, respectively. These figures clearly demonstrate that the sidewall-notched gate structure suppresses variations in the threshold voltage better than the poly-notched structure. **Figure 4** shows the threshold voltage as a function of gate length for sidewall-notched transistors and con-

ventional (notchless) transistors. Because of the advantages that can be gained by using a notched gate, we propose a 40 nm transistor with a sidewall-notched structure.

We use a 1.1 nm-thick, nitrided oxide for the gate insulator to achieve a high drive current. This particular nitrided oxide was selected from among other experimental ones we developed because it had the best nitrogen profile. **Figure 5** shows the nitrogen profiles of this nitrided oxide




Figure 1 Sidewall-notched transistor fabrication.

(Type B) and a typical example (Type A) of the other experimental nitrided oxides. Type B is much better than Type A in terms of nMOS drivability, as is clearly shown in **Figure 6**. Also, although Type B increases the boron penetration in pMOS, we suppressed the penetration by using




Figure 2 Cross-sectional TEM photograph of sidewall-notched transistor.




Figure 3 Threshold voltage as a function of gate length (pMOS). Sidewall-notched gate structure suppresses variations of threshold voltage.

a lower temperature activation anneal. **Figure 7** shows the threshold voltage distributions under the annealing conditions of this technology and




Figure 4 Improved roll-off characteristics of transistors with sidewall-notched gate electrode.




Figure 5 Nitrogen profile in nitrated oxide and substrate.

those of the 130 nm-node technology.¹²⁾ **Figure 8** shows I_{off}-I_{on} plots for a supply voltage of 1.0 V. At an off-current of 100 nA/μm, the on-current is 890 μA/μm for nMOS and 380 μA/μm for pMOS. At an off-current of 300 nA/μm, the on-current is 960 μA/μm for nMOS and 435 μA/μm for pMOS.




Figure 6 I_{off}-I_{on} plots for nMOS when supply voltage is 1.0 V. See Figure 5 for Type A and B.




Figure 7 Threshold voltage distributions. At the higher temperature anneal, threshold voltage varies for the boron penetration.

A 40 nm gate length is achieved with 193 nm lithography. In addition, by using OPC and local interconnects (LIs), we have fabricated a sub-1 μm^2 SRAM cell ($0.999 \mu\text{m}^2$). **Figures 9 (a)** and **(b)** show SEM photographs of an array of these SRAM cells.

3. BEOL integration

The interconnect scheme consists of four layers of Cu/SiLK™ ($k = 2.65$), four layers of Cu/SiOC, two layers of Cu/USG, and an Al top layer with a W plug (**Figure 10**). The design rules and inter-level dielectrics of this scheme are summarized in **Table 1**. We optimized the dielectric




Figure 8 Ioff-Ion plots when supply voltage is 1.0 V.




Figure 9 SEM photographs of high-density SRAM cell array. Cell size is $0.9 \times 1.11 \mu\text{m}^2 (< 1 \mu\text{m}^2)$.

stacks of each layer to achieve excellent electrical properties, mechanical strength, and reliability.

For Metal 1-4 (intermediate layers), a dielectric stack consisting of SiLK™ with an SiC barrier and an SiO_2/SiC dual hard mask are used in a dual damascene scheme.¹³⁾ The line pattern is etched in the SiO_2 hard mask using ArF resist. The hole pattern is made by an ArF tri-level resist process to pre-planarize the trench hard-mask steps. Rule-based OPC and simulation-based OPC are adopted for the line and via lithography, respectively (**Figure 11**). SiLK™ trenches are etched using patterned SiO_2 hard masks. Cu electroplating and low-pressure Cu CMP is tuned to prevent dishing and erosion, as shown in **Figure 12**. Dishing and erosion are both controlled within 30 nm. The 4 M via chain resistance




Figure 10 SEM image of 11 layers of interconnects.

Table 1 Key design rules.

Layer	Line (nm)	Space (nm)	Metal/ILD
Active	140	140	-----
Poly	40	220	-----
L.I.	120	160	-----
Metal 1-4	140	140	Cu/SiLK™
Metal 5-8	280	280	Cu/SiOC
Metal 9-10	420	420	Cu/USG




Figure 11 Effects of OPC in via patterning. Via shape is corrected from oval to circular by simulation-based OPC.




Figure 12 Cu electroplating structure without dishing and erosion.

distribution is $\pm 9\%$, and the yield is 100%, as shown in **Figure 13**. This structure provides a k_{eff} of 3.0.

For Metal 5-8 (semi-global layers), a dielectric stack consisting of SiOC is used in a dual damascene scheme. Pre-planarization of the dielectric by CMP can be eliminated because of the low roughness at the lower layer. Vias and lines are produced by KrF lithography. The critical issue in integration is resist poisoning caused by N-H species. To prevent such poisoning, a newly developed wet cleaning scheme is applied (**Figure 14**). Metallization and Cu CMP are the same as for intermediate layers. The 1.35 M via




Figure 13 Via chain resistance of intermediate layer.




Figure 14 Line pattern resist at top of via.

chain resistance distribution is $\pm 13\%$, and the yield is 100% (**Figure 15**).

For Metal 9-10 (global layers), a dielectric stack consisting of ARL-SiN and USG with an SiC barrier and ESL are used in a dual damascene scheme. The 270 K via chain resistance distribution is $\pm 8\%$, and the yield is 100% (**Figure 16**). We use the Al top metal layer for bonding pads, bump pads, fuses, and wiring as an interface layer for realizing SIPs (Systems In a Package). One of the main issues in low-k, integrated multilevel metallization is the mechanical strength during assembly processes such as dic-




Figure 15
Via chain resistance of semi-global layer.




Figure 16
Via chain resistance of global layer.

ing, wire bonding, and bump connection of flip-chip packages. Generally, low-k materials have a poor mechanical strength compared to USG and FSG. **Figure 17** shows the results of wire bonding shear tests for samples with and without global layers. The figure shows that the USG glo-




Figure 17
Results of wire bonding shear test.

bal layer and Al wiring layer reduce the damage to the low-k layers.

To investigate the reliability of 12-layer interconnects (LI, 10-level Cu, and top Al), we performed a high-temperature storage (HTS) test and EM test on a via chain structure. In the HTS, as shown in **Figure 18**, there were no failures in any of the narrow-line or wide-line linked via layers after storage for 1000 hours at 200°C. **Figure 19** shows some EM results for the intermediate layer via chain. From measurements, we obtained an activation energy of 0.81 eV and a current coefficient of 1.33. The calculated maximum current density is over 5E5 A/cm² at 110°C.

4. Conclusion

We have developed a high-performance, 90 nm CMOS technology. By using 193 nm lithography with a PSM and OPC, we have fabricated a 40 nm-long gate and a 0.999 μm² SRAM cell. A transistor with a sidewall-notched gate suppresses variations in threshold voltage much better than a poly-notched one. At an off-current of 100 nA/μm, the on-current is 890 μA/μm for nMOS and 380 μA/μm for pMOS. At an off-current of 300 nA/μm, the on-current is 960 μA/μm for nMOS and 435 μA/μm for pMOS. We realized a Cu/SiLK™ structure using 193 nm lithography.




Figure 18
(a) HTS test results of M1-M2 via chain.




Figure 19
EM results of M1-M2 via chain.
($T_j = 275^\circ\text{C}$, $J = 2.1\text{E}6 \text{ A/cm}^2$)




Figure 18
(b) HTS test results of M5-M6 via chain.

By using SiC as a cap film, we obtained a k_{eff} of 3.0. We also realized highly reliable, 10-level Cu interconnects.

References

- 1) S. Nakai, Y. Takao, S. Otsuka, K. Sugiyama, H. Ohta, A. Yamanoue, Y. Iriyama, R. Nanjyo, S. Sekino, H. Nagai, K. Naitoh, R. Nakamura, Y. Sambonsugi, Y. Tagawa, N. Horiguchi, T. Yamamoto, M. Kojima, S. Satoh, S. Sugatani,

T. Sugii, M. Kase, K. Suzuki, M. Nakaishi, M. Miyajima, T. Ohba, I. Hanyu, and K. Yanai: A 100 nm CMOS technology with 'sidewall-notched' 40 nm transistors and SiC-capped Cu/VLK interconnects for high performance microprocessor applications. Symposium on VLSI technology, Honolulu, 2002, p.66-67.

- 2) G. C-F Yeap, J. Chen, P. Grudowski, Y. Jeon, Y. Shiho, W. Qi, S. Jallepalli, N. Ramani, K. Hellig, L. Vishnubhotla, T. Luo, H. Tseng, Y. Du, S. Lim, P. Abramowitz, C. Reddy, S. Parihar, R. Singh, M. Wright, K. Patterson, N. Benavides, D. Bonser, T. V. Gompel, J. Conner, J. J. Lee, M. Rendon, D. Hall, A. Nghiem, R. Stout, K. Weidemann, A. Duvallet, J. Alvis, D. Dyer, D. Burnett, P. Ingersoll, K. Wimmer, S. Veeraraghavan, M. Foisy, M. Hall, J. Pellerin, D. Wristers, M. Woo, and C. Lage: A 100 nm copper/low-K bulk CMOS technology with multi V_t and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications. Sym-

- posium on VLSI technology, Honolulu, 2002, p.16-17.
- 3) S.-F. Huang, C.-Y. Lin, Y.-S. Huang, T. Schafbauer, M. Eller, Y.-C. Cheng, S.-M. Cheng, S. Sportouch, W. Jin, N. Rovedo, A. Grassmann, Y. Huang, J. Brighten, C. H. Liu, B. V. Ehrenwall, N. Chen, J. Chen, O. S. Park, M. Commons, A. Thomas, M.-T. Lee, S. Rauch, L. Clevenger, E. Kaltalioglu, P. Leung, J. Chen, T. Schiml, and C. Wann: High performance 50 nm CMOS devices for microprocessor and embedded processor core applications. IEDM, Washington, 2001, p.237-240.
 - 4) T. Tomita, K. Hashimoto, T. Inbe, T. Oashi, K. Tsukamoto, Y. Nishioka, M. Matsuura, T. Eimori, M. Inuishi, I. Miyanaga, M. Nakamura, T. Kishimoto, T. Yamada, K. Eriguchi, H. Yuasa, T. Satake, A. Kajiya, and M. Ogura: Sub-1 μm^2 high density embedded SRAM technologies for 100nm generation SOC and beyond. Symposium on VLSI technology, Honolulu, 2002, p.14-15.
 - 5) K. Fukasaku, A. Ono, T. Hirai, Y. Yasuda, N. Okada, S. Koyama, T. Tamura, Y. Yamada, T. Nakata, M. Yamana, N. Ikezawa, T. Matsuda, K. Arita, H. Nambu, A. Nishizawa, K. Nakabeppu, and N. Nakamura: UX6-100 nm generation CMOS integration technology with Cu / low-k interconnect. Symposium on VLSI technology, Honolulu, 2002, p.64-65.
 - 6) S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Kloplic, J. Luce, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber, and M. Bohr: A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 μm^2 SRAM cell. IEDM, San Francisco, 2002, p.61-64.
 - 7) C. C. Wu, Y. K. Leung, C. S. Chang, M. H. Tsai, H. T. Huang, D. W. Lin, Y. M. Sheu, C. H. Hsieh, W. J. Liang, L. K. Han, W. M. Chen, S. Z. Chang, S. Y. Wu, S. S. Lin, H. C. Lin, C. H. Wang, P. W. Wang, T. L. Lee, C. Y. Fu, C. W. Chang, S. C. Chen, S. M. Jang, S. L. Shue, H. T. Lin, Y. C. See, Y. J. Mii, C. H. Diaz, Burn J. Lin, M. S. Liang, and Y. C. Sun: A 90-nm CMOS device technology with high-speed general-purpose, and low-leakage transistors for system on chip applications. IEDM, San Francisco, 2002, p.65-68.
 - 8) Y. W. Kim, C. B. Oh, Y. G. Ko, K. T. Lee, J. H. Ahn, T. S. Park, H. S. Kang, D. H. Lee, M. K. Jung, H. J. Yu, K. S. Jung, S. H. Liu, B. J. Oh, K. S. Kim, N. I. Lee, M. H. Park, G. J. Bae, S. G. Lee, W. S. Song, Y. G. Wee, C. H. Jeon, and K. P. Suh: 50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications. IEDM, San Francisco, 2002, p.69-72.
 - 9) M. Khare, S. H. Ku, R. A. Donaton, S. Greco, C. Brodsky, X. Chen, A. Chou, R. DellaGuardia, S. Deshpande, B. Doris, S. K. H. Fung, A. Gabor, M. Gribelyuk, S. Holmes, F. F. Jamin, W. L. Lai, W. H. Lee, Y. Li, P. McFarland, R. Mo, S. Mittl, S. Narasimha, D. Nielsen, R. Purtell, W. Rausch, S. Sankaran, J. Snare, L. Tsou, A. Vayshenker, T. Wagner, D. Wehella-Gamage, E. Wu, S. Wu, W. Yan, E. Barth, R. Ferguson, P. Gilbert, D. Schepis, A. Sekiguchi, R. Goldblatt, J. Welser, K. P. Muller, and P. Agnello: A high performance 90nm SOI technology with 0.992 μm^2 6T-SRAM cell. IEDM, San Francisco, 2002, p.407-410.
 - 10) T. Skotnicki, M. Jurczak, J. Martins, M. Paoli, B. Tormen, R. Pantel, C. Hernandez, I. Campidelli, E. Josse, G. Ricci, and J. Galvier:

Well-controlled, selectively under-etched Si/SiGe gates for RF and high performance CMOS. Symposium on VLSI Technology, Honolulu, 2000, p.156-157.

- 11) S. Pidin, H. Shido, T. Yamamoto, N. Horiguchi, H. Kurata, and T. Sugii: Experimental and simulation study on sub-50 nm CMOS design. Symposium on VLSI Technology, Kyoto, 2001, p.35-36.
- 12) Y. Takao, H. Kudo, J. Mitani, Y. Kotani, S. Yamaguchi, K. Yoshie, M. Kawano,

T. Nagano, I. Yamamura, M. Uematsu, N. Nagashima, and S. Kadomura: A 0.11 μm CMOS technology with copper and very-low-k interconnects for high performance system-on-a chip cores. IEDM, San Francisco, 2000, p.559-562.

- 13) T. Ohba: A study of current multilevel interconnect technologies for 90 nm nodes and beyond. *FUJITSU Sci. Tech. J.*, **38**, 1, p.13-21 (2002).



Satoshi Nakai received the B.S. degree in Physics from Waseda University, Tokyo, Japan in 1984 and the M.S. and Ph.D. degrees in Nuclear Science from Tohoku University, Sendai, Japan in 1986 and 1989, respectively. He joined Fujitsu Limited, Kawasaki, Japan in 1989, where he has been engaged in device modeling, reliability, and process integration. He is a member of the Japan Society of Applied Physics.



Yoshihiro Takao received the B.S. and M.S. degrees in Electronics from Osaka Prefecture University, Osaka, Japan in 1984 and 1986, respectively. He joined Fujitsu Limited, Kawasaki, Japan in 1986, where he has been studying SOI technology and developing 180 nm and 130 nm CMOS technologies. His current interests include the development of 90 nm CMOS technology. He is a member of the Japan Society of Applied Physics.



Tsutomu Hosoda received the B.S. degree in Physics from Okayama University, Okayama, Japan in 1987. He joined Fujitsu Limited, Kawasaki, Japan in 1987, where he has been engaged in back-end of line technology development.