Quantitative Ultra Shallow Dopant Profile Measurement by Scanning Capacitance Microscope

Yoshio Kikuchi • Tomohiro Kubo • Masataka Kase

(Manuscript received December 18, 2002)

This paper compares scanning capacitance microscope (SCM) signals of an n-MOS transistor implanted with arsenic ions at an energy as low as 5 keV with a vertical secondary ion mass spectroscopy (SIMS) profile of the same device. Then, it describes SCM measurement by the application of a DC voltage sufficient to compensate for the flat band shift caused by the interaction between the probe of a conductive scanning probe microscope (SPM) and a silicon surface. To acquire the exact impurity distribution beneath a silicon surface, the SIMS measurement was carried out at a primary ion energy of less than 1 keV. As a result, the calibration of SCM signals using SIMS data was accomplished in the ultra shallow region near the silicon surface. It was also confirmed that the formalism based on the depletion approximation applies in this region. Using this formalism, we show that, at concentrations around $10^{18}$ cm$^{-3}$, SCM enables quantitative two-dimensional dopant profiling near the source/drain extension at a resolution of better than 10 nm. Moreover, by optimizing the sample preparation and measurement conditions, it is also possible to analyze a sub-µm gate transistor with a 60 nm channel length and investigate the complex dopant distribution in the source/drain region, including the edge of the shallow trench isolation.

1. Introduction

As the dimensions of devices have shrunk, two-dimensional dopant profiling of advanced silicon transistors has become an important technique for obtaining the required electrical characteristic in devices. As a result, various analytical techniques have been developed to obtain two-dimensional information. The differential etching technique facilitates qualitative evaluation of dopant profiles by a transmission electron microscope (TEM) \cite{1,2,3} and scanning electron microscope (SEM). \cite{4} However, since it is difficult to control the etching rate, these techniques do not provide quantitative information of two-dimensional profiles. On the other hand, the scanning capacitance microscope (SCM) has been shown to be useful for quantitative two-dimensional dopant profiling, but it is difficult to extract a meaningful two-dimensional dopant profile with a high accuracy from SCM images in the vicinity of p-n junctions. Recently, to resolve this problem, it has been suggested that resolution can be improved by using a silicon semiconductor tip. \cite{5}

Also, the qualitative and quantitative relationship between the applied $V_{\text{bias}}$ and the p-n junction location has been investigated. \cite{6} In advanced complementary metal oxide semiconductor (CMOS) transistors, the fabrication of a shallow source/drain (S/D) extension has been an important technology. For a sub-0.1 µm CMOS device, for example, an S/D extension with a junction of less than 40 nm will be required. In order to perform quantitative analysis by SCM in the vicinity of an S/D extension, calibration by means of an advanced evaluation method with a high accuracy beneath the silicon surface is indispensable.
We set ourselves the goal of accomplishing quantitative two-dimensional dopant profiling of an advanced CMOS device. At present, advanced SIMS allows us to measure the impurity distribution to a resolution of within a few nm beneath the silicon surface. We therefore calibrated the equipment we used in this work using SIMS data. Based on the work reported in one of our previous papers, we optimized the sample preparation procedure and the measurement conditions of an advanced SCM system. As a result, we can now perform a quantitative evaluation of a two-dimensional dopant profile by means of SCM measurement. In this paper, we describe how we met the goal we set and present some quantitative results for an advanced CMOS transistor.

2. Experimental procedure

2.1 Sample preparation

In order to acquire a two-dimensional dopant profile of a device, the device must be cut crosswise to expose the region of interest. In general, a cross-sectional sample is prepared by cleaving followed by polishing. The cross-sectional surface of an SCM sample must have a low roughness, no surface damage, and a high cleanliness. Although this procedure resembles the standard technique for the cross-sectional preparation of a TEM sample, an additional polishing in colloidal silica solution is required to obtain the required quality for SCM imaging. Additionally, to improve the reproducibility of SCM results to be used for quantitative analysis, the surface should be coated with native oxide to eliminate the non-uniform charge distribution that remains after polishing. In the present work, the finishing process for cross-sectional samples consisted of heat treatment under UV irradiation on a hot plate as described by Zavyalov et al.

2.2 Measurement

An atomic force microscope is used to position a nanometer scale tip on the silicon surface, and the local capacitance change is measured as a function of the applied voltage $V$. We used a commercial SCM instrument (Digital Instruments Dimension 3100 atomic force microscope) to obtain the images presented in this paper. Figures 1 (a) and (b) show a schematic model and the block diagram of the system for acquiring SCM signals from a cross-sectional sample.

SCM measurement is done in constant voltage-change (constant $dV$) mode by applying a 100 kHz AC voltage of about 1 V to the sample. The SCM consists of a contact-mode atomic force microscope with a circuit tuned to about 915 MHz coupled to the tip-sample capacitance. The system is configured to measure $dC/dV$, which depends on the variation of silicon capacitance ($C_{Si}$) due to dopant distribution. In general, when the probe of a conductive scanning probe microscope (SPM) contacts a silicon surface through an insulating layer, a flat-band offset occurs because of the movement of carriers from the insulating layer to the conductive SPM probe. Because of this flat-band offset, the magnitude of the SCM signal in the vicinity of the p-n junction does not reflect the carrier density. The flat-band offset can be compensated for by applying a DC offset voltage to the sample. In principle, by applying a DC offset voltage, the change in capacitance due to the accumulation and depletion...
caused by the applied AC voltage can be maximized. However, the magnitude of the SCM signal varies in proportion to this change. Therefore, in the present work, the level of the applied DC voltage is set according to the magnitude of the SCM signal.

This SCM instrument can acquire SCM images in the amplitude mode and the phase mode, which reveals whether the carriers are n type or p type. The Lock-in amplifier used to measure the SCM output operates at the same frequency as the frequency of the applied AC voltage. In the phase mode, the phase of lock-in has to be designated. When the correct phase is selected, whenever there is a change of carrier type, the Lock-in amplifier output changes polarity. In the experiment, the phase is adjusted to around ±90° to obtain the best contrast in the SCM images.

SIMS measures the impurity distribution to a resolution of a few nm beneath the silicon surface. Our calibration of two-dimensional SCM data is based on one-dimensional SIMS data. Therefore, to acquire the exact dopant profile in the ultra shallow region, SIMS measurement is carried out at an energy below 1 keV.

3. Results and discussion

3.1 Two-dimensional SCM images

Figure 2 shows SCM images of a cross-sectional sample of a gate-like structure at different applied DC voltages. The silicon wafer was implanted with As ions at a dose of $1.0 \times 10^{15}$ cm$^{-2}$ at an energy as low as 5 keV and subsequently annealed at a temperature above 1000°C. Figure 2 (a) shows the schematic model of a gate-like structure, and Figures 2 (b) to (f) show SCM images of this sample at five different DC voltages.

The highest contrast of n-type carriers in the implanted region is acquired at an applied DC voltage of −0.5 V (Figure 2 (c)). Therefore, we used the SCM image at this DC voltage to determine the amount of two-dimensional concentration beneath the silicon surface. To determine the location of the p-n junction, the DC voltage must be carefully adjusted, because the carrier density in the measured region is not uniform and therefore the measured position of the p-n junction changes.
3.2 Calibration

The doping concentration \( N_a \) using the depletion approximation\(^{10} \) is as follows:

\[
N_a = N_0 \left( \frac{C_{OX}}{\Delta C} - 1 \right)^2,
\]

where \( N_0, C_{OX}, \) and \( \Delta C \) are, respectively, the proportional constant, oxide capacitance, and total capacitance change, which can be determined from the SCM data. Therefore, if we use SIMS data to determine \( N_a \) and SCM data to determine \( \Delta C \), we can determine \( N_0 \) and \( C_{OX} \). Figure 3 shows a comparison between one-dimensional SIMS and SCM depth profiles. The relationship in Equation (1) seems to be correct in the region below 50 nm, and the depth resolution is better than 10 nm. Diebolt et al.\(^{11} \) showed that the maximum depletion width (Wmax) is approximately 2 nm at a concentration of \( 10^{20} \) cm\(^{-3} \). Additionally, the doping concentration rapidly decreases in the deep region beyond 40 nm, as shown by the SIMS profile in Figure 3. For these reasons, we believe that we have achieved a spatial resolution of better than 10 nm without an edge effect at the silicon substrate edge.

Figure 4 shows the SIMS profile and the dopant depth profile calculated from Equation (1) using the depth profile determined from SCM data. The measured and calculated doping concentrations \( N_a \) show excellent agreement at around \( 10^{18} \) cm\(^{-3} \), but do not agree above a concentration of \( 10^{20} \) cm\(^{-3} \). However, this disagreement is appropriate in principle because ions in silicon at concentrations above \( 10^{20} \) cm\(^{-3} \) are mostly electrically inactive.\(^{12} \) It is considered that the contact area of an SPM probe with a diameter larger than 10 nm extends beyond the silicon surface. This reduces the SCM signal amplitude, which causes the carrier density to be overestimated. In order to avoid this problem, it is desirable to acquire SCM signals using a conductive SPM probe with a smaller diameter.

Therefore, we concluded that quantitative two-dimensional dopant profiling is possible at concentrations around \( 10^{18} \) cm\(^{-3} \) in this ultra shallow region.

3.3 Quantitative evaluation of two-dimensional dopant profile

Figure 5 (a) shows a cross-sectional SCM image of an n-MOS transistor. The gate electrode is assigned as a mask. To fabricate a high-performance

![Figure 3](image1.png)

Figure 3: Comparison between SIMS data (○) and SCM (□) signals. The origin of the SCM profile is at the silicon surface. The surface position was determined using an atomic force microscope (AFM).

![Figure 4](image2.png)

Figure 4: Comparison between SIMS data (○) and converted SCM signals (□). These SCM signals are derived from SIMS data of the same depth.
CMOS transistor, the two-dimensional dopant profile beneath this gate electrode, which is called an S/D extension, must be strictly optimized. We obtained approximations for the two-dimensional distribution from the one-dimensional SIMS results, and then we investigated the dopant profile in the vicinity of this gate electrode edge in detail. Figure 5 (b) shows contour plots that are based on the SCM data in Figure 5 (a). The dopant concentration in this figure is converted from one-dimensional SIMS data. From these results, even in the two-dimensional case, it is clear that quantitative two-dimensional dopant profiling can be achieved by SCM at a resolution better than 10 nm for concentrations around $10^{18}$ cm$^{-3}$. Furthermore, we found that the carrier moves underneath the gate electrode up to a distance of about 35 nm.

**Figure 5** Quantitative two-dimensional dopant profile. (a) cross-sectional SCM image of an n-MOS transistor. Brighter areas correspond to the n-type regions, while the darker areas correspond to insulating materials. (b) The contours show the concentrations in the vicinity of the gate electrode. The positions of the gate edge and silicon surface were determined using an AFM.

**Figure 6**
SCM image of advanced CMOS transistor with 60 nm channel length.

3.4 Application to an advanced CMOS transistor

**Figure 6** shows the results of applying this
technology to an advanced CMOS transistor. The figure shows that SCM measurement is sufficient for analyzing the transistors of 0.1 µm-generation devices with a 30 nm channel length. Moreover, the complex structure of the S/D region and the location of the shallow trench isolation are also visible. Therefore, SCM analysis is not only useful for obtaining the quantitative two-dimensional profile of a cross-sectional sample but also for investigating the phenomena of leakage at the interface and at the edge of the shallow trench isolation.

4. Conclusion

In this paper, we have investigated the quantitative analysis of two-dimensional dopant profiles by means of SCM measurement and its application.

The results can be summarized as follows:

1) Direct calibration of SCM signals using SIMS data was accomplished in the ultra shallow region near the silicon surface of a sample with a junction depth of less than 30 nm.

2) The formalism based on the depletion approximation can be used to calibrate SCM signals of this region using SIMS data.

3) At the vicinity of the source/drain extension, quantitative two-dimensional dopant profiling can be achieved by SCM at resolutions better than 10 nm at concentrations around $10^{18}$ cm$^{-3}$.

4) By optimizing the sample preparation and the measurement conditions, it is also possible to analyze the transistors of 0.1 µm-generation devices with a 30 nm channel length and investigate the phenomena of leakage at the interface and at the edge of the shallow trench isolation.

We showed that SCM is a powerful tool for quantitative two-dimensional dopant profiling in the ultra shallow region when the experimental conditions are appropriate for SCM measurement.

In the present work, the native oxide is used as an insulating layer between the conductive SPM tip and the silicon surface. Therefore, in the next step, we should improve the quality of the insulator by depositing an additional oxide after removing the native oxide. We expect that this will make it possible to perform two-dimensional dopant profiling from an SCM signal even below the p-n junction.

References


Y. Kikuchi et al.: Quantitative Ultra Shallow Dopant Profile Measurement by Scanning Capacitance Microscope


Yoshio Kikuchi received the M.S. and Ph.D. degrees in Physics from Tokyo University of Science, Tokyo, Japan in 1985 and 1988, respectively. He joined Fujitsu Ltd., Kawasaki, Japan in 1988, where he has been engaged in research of semiconducting materials using the transmission electron microscope and scanning probe microscope. He is a member of the Physical Society of Japan, the Japan Society of Applied Physics, and the Japanese Society of Electron Microscopy.

Tomohiro Kubo received the B.S. and M.S. degrees in Physics from Nagoya University, Aichi, Japan in 1991 and 1993, respectively. He joined Fujitsu Ltd., Kawasaki, Japan in 1993, where he has been engaged in development of diffusion processes of ULSI.

Masataka Kase received the B.S. and M.S. degrees in Physics from Ehime University, Matsuyama, Japan in 1984 and 1986, respectively. He joined Fujitsu Ltd., Kawasaki, Japan in 1986, where he has been engaged in development of FEOL (front end of line) processes for ULSI.