FACTSHEET
CS101 SERIES

ASIC/COT - 90nm CMOS TECHNOLOGY

CS101 series

Features

- High integration
- Transistor of 80nm gate length (ITRS road map 90nm)
- 10 layer fine pitch, copper wiring, and low-k insulating material techniques
- Maximum 91 million gates (nearly twice that of 0.11µm technology)
- Low power consumption/low leakage current
- I/O with pad structure with fine pad pitch technology for chip size reduction
- High-speed library and low-power library available
  - High-speed: CS101HZ, CS101MZ, CS101SZ
  - Standard: CS101HN, CS101MN, CS101SN
  - Low leak: CS101SL
- Small gate propagation delay, tpd = 12ps (@1.2V, inverter, and F/O=1)
- Compiled memory macros (SRAMs, ROM and others)
- Application specific IPs
  - Computational cores: ARM, DSPs for communication and digital-AV
  - Mixed signals: ADCs and DACs
  - HSIF logics: PCI-Express
- High-speed interface SerDes macros (~10Gbps data rate)
- Standard I/Os: LVTTL, SSTL, HSTL, LVDS, P-CML
- Wide supply voltage (0.90V or 1.30V for core)
- Various packages available (QFP, FBGA, EBGA, PBGA, FC-BGA)

Description

CS101 series, a 90nm standard cell product, is a CMOS ASIC that satisfies users’ demands for lower power consumption and higher speed. The leakage current of the transistors is the minimum level in the industry. Three types of core transistors with a different threshold voltage can be mixed according to user application. The design rules match industry standards, and a wide range of IP macros are available for use.

IP portfolio

Fujitsu offers an extensive IP line-up, including CPU cores, image cores, encryption, interface controllers and high-speed IOs, all prepared for 90nm ASIC/COT.
Design support and methodology

Fujitsu provides excellent local design centre support with front-end and back-end service. In addition, worldwide service organisations are available for global support.

Fujitsu’s Reference Design Flow provides the following functions that help shorten the development time of largescale and high quality LSIs.

- High reliability design estimation in the early stage of physical design realised by physical prototyping.
- Layout synthesis with optimised timing realised by physical synthesis tools.
- High accuracy design environment considering drop in power supply voltage, signal noise, delay penalty, and crosstalk.
- I/O design environment (power line design, assignment and selection of I/Os, package selection) considering noise.

CS101 Maximum ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Maximum Ratings</th>
<th>Unit</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Supply Voltage</td>
<td>VDDI</td>
<td>-0.5 to 1.8</td>
<td>V</td>
<td>For internal logic</td>
</tr>
<tr>
<td></td>
<td>VDDIE</td>
<td>-0.5 to 3.6</td>
<td>V</td>
<td>For 2.5V external I/Os</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.5 to 4.6</td>
<td>V</td>
<td>For 3.3V external I/Os</td>
</tr>
<tr>
<td>Input Voltage</td>
<td>VI</td>
<td>-0.5 to VDDI+0.5</td>
<td>V</td>
<td>For internal logic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.5 to VDDIE+0.5</td>
<td>V</td>
<td>For 2.5V external I/Os</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>VO</td>
<td>-0.5 to VDDI+0.5</td>
<td>V</td>
<td>For internal logic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.5 to VDDIE+0.5</td>
<td>V</td>
<td>For 2.5V and 3.3 external I/Os</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>TSTG</td>
<td>-55 to +125</td>
<td>°C</td>
<td>For plastic packages</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>TJ</td>
<td>-40 to +125</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>