

## PRODUCT SUMMARY (TYPICAL)

$V_{DS}$ (V)	650
$R_{DS(on)}$ (m $\Omega$ )	72
$Q_{rr}$ (nC)	90


## GaN Power Low-loss Switch

### Features

- Low  $Q_{rr}$
- Free-wheeling diode not required
- Low-side Quiet Tab™ for reduced EMI
- GSD pin layout improves high speed design
- RoHS compliant
- High frequency operation

### Applications

- Compact DC-DC converters
- AC motor drives
- Battery chargers
- Switch mode power supplies



TO-220 Package

## Absolute Maximum Ratings ( $T_C=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Limit Value	Unit
$I_{D25^\circ\text{C}}$	Continuous Drain Current @ $T_C=25^\circ\text{C}$	28	A
$I_{D100^\circ\text{C}}$	Continuous Drain Current @ $T_C=100^\circ\text{C}$	19	A
$I_{DM}$	Pulsed Drain Current (pulse width: 100 $\mu\text{s}$ )	120	A
$V_{DSS}$	Drain to Source Voltage	650	V
$V_{TDS}$	Transient Drain to Source Voltage <sup>a</sup>	800	V
$V_{GSS}$	Gate to Source Voltage	$\pm 18$	V
$P_{D25^\circ\text{C}}$	Maximum Power Dissipation	136	W
$T_C$	Operating Temperature	Case	-55 to 150
		Junction	-55 to 175
$T_J$	Junction	-55 to 175	$^\circ\text{C}$
$T_S$	Storage Temperature	-55 to 150	$^\circ\text{C}$
$T_{Csold}$	Soldering peak Temperature <sup>b</sup>	260	$^\circ\text{C}$

## Thermal Resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-Case	1.1	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient	62	$^\circ\text{C/W}$

### Notes

a: In off state, spike duty cycle  $D < 0.1$ , duration  $< 1\mu\text{s}$

b: For 10 sec, 1.6mm from the case

Electrical Characteristics (T <sub>C</sub> =25 °C unless otherwise stated)						
Symbol	Parameter	Min	Typical	Max	Unit	Test Conditions
<b>Static</b>						
V <sub>DSS-MAX</sub>	Maximum Drain-Source Voltage	650	-	-	V	V <sub>GS</sub> =0 V
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.6	2.1	2.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.4mA
R <sub>DS(on)</sub>	Drain-Source On-Resistance (T <sub>J</sub> = 25 °C)	-	72	85	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =18A, T <sub>J</sub> = 25 °C
R <sub>DS(on)</sub>	Drain-Source On-Resistance (T <sub>J</sub> = 175 °C)	-	173	-	Ω	V <sub>GS</sub> =8V, I <sub>D</sub> =18A, T <sub>J</sub> = 175 °C
I <sub>DSS</sub>	Drain-to-Source Leakage Current, T <sub>J</sub> = 25 °C	-	4	40	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> = 25 °C
I <sub>DSS</sub>	Drain-to-Source Leakage Current, T <sub>J</sub> = 150 °C	-	9	-	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> = 150 °C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage Current	-	-	100	nA	V <sub>GS</sub> = 18 V
	Gate-to-Source Reverse Leakage Current	-	-	-100		V <sub>GS</sub> = -18 V
<b>Dynamic</b>						
C <sub>ISS</sub>	Input Capacitance	-	2150	-	pF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =400 V, f =1 MHz
C <sub>OSS</sub>	Output Capacitance	-	TBD	-		
C <sub>RSS</sub>	Reverse Transfer Capacitance	-	TBD	-		
C <sub>O(er)</sub>	Output Capacitance, energy related <sup>a</sup>	-	TBD	-		
C <sub>O(tr)</sub>	Output Capacitance, time related <sup>b</sup>	-	255	-	nF	V <sub>GS</sub> =0 V, V <sub>DS</sub> =0 V to 400 V
Q <sub>g</sub>	Total Gate Charge	-	14	20		
Q <sub>gs</sub>	Gate-Source Charge	-	TBD	-	nC	V <sub>DS</sub> =400 V, V <sub>GS</sub> = 0-8 V, I <sub>D</sub> = 18 A
Q <sub>gd</sub>	Gate-Drain Charge	-	TBD	-		
t <sub>d(on)</sub>	Turn-On Delay	-	TBD	-		
t <sub>r</sub>	Rise Time	-	TBD	-	ns	V <sub>DS</sub> =400 V, V <sub>GS</sub> = 0-10 V, I <sub>D</sub> = 18 A, R <sub>G</sub> = 2 Ω
T <sub>d(off)</sub>	Turn-Off Delay	-	TBD	-		
t <sub>f</sub>	Fall Time	-	TBD	-		
<b>Reverse operation</b>						
I <sub>S</sub>	Reverse Current	-	-	TBD	A	V <sub>GS</sub> =0 V, T <sub>J</sub> =100 °C
V <sub>SD</sub>	Reverse Voltage	-	TBD	TBD	V	V <sub>GS</sub> =0 V, I <sub>S</sub> =18 A, T <sub>J</sub> =25 °C
V <sub>SD</sub>	Reverse Voltage	-	TBD	TBD	V	V <sub>GS</sub> =0 V, I <sub>S</sub> =9 A, T <sub>J</sub> =25 °C
t <sub>rr</sub>	Reverse Recovery Time	-	TBD	-	ns	I <sub>S</sub> =18 A, V <sub>DD</sub> =400 V, di/dt =1000 A/μs, T <sub>J</sub> =25 °C
Q <sub>rr</sub>	Reverse Recovery Charge	-	90	-	nC	

**Notes**

a: Equivalent capacitance to give same stored energy from 0 to 400V

b: Equivalent capacitance to give same charging time from 0 to 400V

## Test Circuits and Waveforms




Fig. 13. Switching Time Test Circuit




Fig. 14. Switching Time Waveform




Fig. 15. Spike Voltage Test Circuit




Fig. 16. Spike Voltage Waveform




Fig. 17. Test Circuit for Reverse Diode Characteristics





Fig. 18. Diode Recovery Waveform



NOTES:

1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
2. DIMENSIONS E2 & H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
3. OUTLINE CONFORMS TO JEDEC TO-220AB.

TO-220 Package

Pin 1: Gate, Pin 2: Source, Pin 3: Drain, Tab: Source

## Important Notice

Transphorm Gallium Nitride (GaN) Switches provide significant advantages over silicon (Si) Superjunction MOSFETs with lower gate charge, faster switching speeds and smaller reverse recovery charge. GaN Switches exhibit in-circuit switching speeds in excess of 150 V/ns and can be even pushed up to 500V/ns, compared to current silicon technology usually switching at rates less than 50V/ns.

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN Switches requires adherence to specific PCB layout guidelines and probing techniques .

Transphorm suggests visiting application note “Printed Circuit Board Layout and Probing for GaN Power Switches” before evaluating Transphorm GaN switches. Below are some practical rules that should be followed during the evaluation.

<b>When Evaluating Transphorm GaN Switches</b>	
<b>DO</b>	<b>DO NOT</b>
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing. Attach the probe and its ground connection directly to the test points	Use differential mode probe, or probe ground clip with long wire