

PRODUCT SUMMARY (TYPICAL)

| | |
|---------------------------|------|
| V_{DS} (V) | 600 |
| $R_{DS(on)}$ (Ω) | 0.15 |
| Q_{rr} (nC) | 54 |


GaN Power
Low-loss Switch

Features

- Low Q_{rr}
- Free-wheeling diode not required
- Quiet Tab™ for reduced EMI at high dv/dt
- GSD pin layout improves high speed design
- RoHS compliant
- High frequency operation

Applications

- Compact DC-DC converters
- AC motor drives
- Battery chargers
- Switch mode power supplies



TO-220 Package

Absolute Maximum Ratings ($T_c=25$ °C unless otherwise stated)

| Symbol | Parameter | Limit Value | Unit |
|--------------------|--------------------------------------------------|-------------|------|
| $I_{D25^\circ C}$ | Continuous Drain Current @ $T_c=25$ °C | 17 | A |
| $I_{D100^\circ C}$ | Continuous Drain Current @ $T_c=100$ °C | 12 | A |
| I_{DM} | Pulsed Drain Current (pulse width: 100 μs) | 60 | A |
| V_{DSS} | Drain to Source Voltage | 600 | V |
| V_{TDS} | Transient Drain to Source Voltage ^a | 750 | V |
| V_{GSS} | Gate to Source Voltage | ±18 | V |
| $P_{D25^\circ C}$ | Maximum Power Dissipation | 96 | W |
| T_c | Operating Temperature | Case | °C |
| T_j | | | °C |
| T_s | Storage Temperature | -55 to 150 | °C |
| T_{Csold} | Soldering peak Temperature ^b | 260 | °C |

Thermal Resistance

| Symbol | Parameter | Typical | Unit |
|-----------|---------------------|---------|--------|
| R_{eJC} | Junction-to-Case | 1.55 | °C / W |
| R_{eJA} | Junction-to-Ambient | 62 | °C / W |

Notes

a: For 1 usec, duty cycle D=0.1

b: For 10 sec, 1.6mm from the case

Electrical Characteristics (T_C=25 °C unless otherwise stated)

| Symbol | Parameter | Min | Typical | Max | Unit | Test Conditions |
|--------------------------|----------------------------------------------------------|------|---------|------|------|----------------------------------------------------------------------------------------|
| Static | | | | | | |
| V _{DSS-MAX} | Maximum Drain-Source Voltage | 600 | - | - | V | V _{GS} =0 V |
| V _{GS(th)} | Gate Threshold Voltage | 1.65 | 2.1 | 2.6 | V | V _{DS} =V _{GS} , I _D =500 μA |
| R _{DS(on)} | Drain-Source On-Resistance (T _J = 25 °C) | - | 0.15 | 0.18 | Ω | V _{GS} =8V, I _D =11A, T _J = 25 °C |
| R _{DS(on)} | Drain-Source On-Resistance (T _J = 175 °C) | - | 0.34 | - | Ω | V _{GS} =8V, I _D =11A, T _J = 175 °C |
| I _{DSS} | Drain-to-Source Leakage Current, T _J = 25 °C | - | 2.5 | 90 | μA | V _{DS} =600V, V _{GS} =0V, T _J = 25 °C |
| I _{DSS} | Drain-to-Source Leakage Current, T _J = 150 °C | - | 8 | - | μA | V _{DS} =600V, V _{GS} =0V, T _J = 150 °C |
| I _{GSS} | Gate-to-Source Forward Leakage Current | - | - | 100 | nA | V _{GS} = 18 V |
| | Gate-to-Source Reverse Leakage Current | - | - | -100 | | V _{GS} = -18 V |
| Dynamic | | | | | | |
| C _{ISS} | Input Capacitance | - | 760 | - | pF | V _{GS} =0 V, V _{DS} =480 V, f=1 MHz |
| C _{OSS} | Output Capacitance | - | 44 | - | | |
| C _{RSS} | Reverse Transfer Capacitance | - | 5 | - | | |
| C _{O(er)} | Output Capacitance, energy related ^a | - | 64 | - | | |
| C _{O(tr)} | Output Capacitance, time related ^a | - | 105 | - | nC | V _{GS} =0 V, V _{DS} =0 V to 480 V |
| Q _g | Total Gate Charge ^b | - | 6.2 | 9.3 | | |
| Q _{gs} | Gate-Source Charge | - | 2.1 | - | | |
| Q _{gd} | Gate-Drain Charge | - | 2.2 | - | | |
| t _{d(on)} | Turn-On Delay | - | 6 | - | ns | V _{DS} =100 V ^a , V _{GS} = 0-4.5 V, I _D = 11 A |
| t _r | Rise Time | - | 4.5 | - | | |
| T _{d(off)} | Turn-Off Delay | - | 9.7 | - | | |
| t _f | Fall Time | - | 4 | - | | |
| Reverse operation | | | | | | |
| I _S | Reverse Current | - | - | 14 | A | V _{GS} =0 V, T _c =100 °C |
| V _{SD} | Reverse Voltage | - | 2.2 | - | V | V _{GS} =0 V, I _S =11 A, T _J =25 °C |
| V _{SD} | Reverse Voltage | - | 3.6 | - | | V _{GS} =0 V, I _S =11 A, T _J =175 °C |
| V _{SD} | Reverse Voltage | - | 1.48 | - | V | V _{GS} =0 V, I _S =5.5 A, T _J =25 °C |
| t _{rr} | Reverse Recovery Time | - | 17 | - | ns | I _S =11 A, V _{DD} =400 V, di/dt =2000A/μs, T _J =25 °C |
| Q _{rr} | Reverse Recovery Charge | - | 54 | - | | |

Notesa: Fixed while V_{DS} is rising from 0 to 80% V_{Dss};b: Q_g does not change for V_{DS}>100 V.

Typical Characteristic Curves 25 °C unless otherwise noted




Fig. 1. Typical Output Characteristics $T_J = 25^\circ C$
Parameter: V_{GS}




Fig. 2. Typical Output Characteristics $T_J=175^\circ C$
Parameter: V_{GS}




Fig. 3. Typical Transfer Characteristics
 $V_{DS}=10\text{ V}$, Parameter: T_J




Fig. 4. Normalized On-Resistance
 $I_D=12\text{ A}$, $V_{GS}=8\text{ V}$

Typical Characteristic Curves 25 °C unless otherwise noted




Fig. 5. Typical Capacitance

$V_{GS}=0$ V, $f=1$ MHz




Fig. 6. Typical C_{OSS} Stored Energy




Fig. 7. Forward Characteristics of Rev. Diode

$I_S=f(V_{SD})$; parameter T_j




Fig. 8. Current Derating

Typical Characteristic Curves 25 °C unless otherwise noted




Fig. 9. Safe Operating Area $T_c = 25^\circ\text{C}$




Fig. 10. Safe Operating Area $T_c = 80^\circ\text{C}$




Fig. 11. Transient Thermal Resistance




Fig. 12. Power Dissipation

Test Circuits and Waveforms




Fig. 13. Switching Time Test Circuit




Fig. 14. Switching Time Waveform




Fig. 15. Spike Voltage Test Circuit




Fig. 16. Spike Voltage Waveform




Fig. 17. Test Circuit for Reverse Diode Characteristics





Fig. 18. Diode Recovery Waveform

MECHANICAL


TO-220 Package



| SYMBOL | MILLIMETERS | | | INCHES | | |
|--------|-------------|---------|---------|---------|---------|---------|
| | MINIMUM | NOMINAL | MAXIMUM | MINIMUM | NOMINAL | MAXIMUM |
| A | 3.56 | 4.45 | 4.83 | 0.140 | 0.175 | 0.190 |
| A1 | 0.51 | 1.27 | 1.40 | 0.020 | 0.050 | 0.055 |
| A2 | 2.03 | — | 2.92 | 0.080 | — | 0.115 |
| b | 0.38 | — | 1.01 | 0.015 | — | 0.040 |
| b1 | 0.38 | — | 0.97 | 0.015 | — | 0.038 |
| b2 | 1.14 | — | 1.78 | 0.045 | — | 0.070 |
| b3 | 1.14 | 1.27 | 1.73 | 0.045 | 0.050 | 0.068 |
| c | 0.38 | — | 0.81 | 0.014 | — | 0.024 |
| c1 | 0.38 | 0.38 | 0.58 | 0.014 | 0.015 | 0.022 |
| D | 14.22 | — | 16.51 | 0.560 | — | 0.650 |
| D1 | 8.38 | 8.64 | 9.02 | 0.330 | 0.340 | 0.355 |
| D2 | 11.68 | — | 12.88 | 0.460 | — | 0.507 |
| E | 9.65 | 10.19 | 10.87 | 0.380 | 0.401 | 0.420 |
| E1 | 6.86 | — | 8.89 | 0.270 | — | 0.350 |
| E2 | — | — | 0.76 | — | — | 0.030 |
| e | 2.54 | BSC | — | 0.100 | BSC | — |
| e1 | 5.08 | BSC | — | 0.200 | BSC | — |
| H1 | 5.84 | 6.30 | 6.86 | 0.230 | 0.248 | 0.270 |
| L | 12.70 | 14.05 | 14.73 | 0.500 | 0.553 | 0.580 |
| L1 | — | — | 8.35 | — | — | 0.250 |
| øP | 3.54 | 3.84 | 4.08 | 0.139 | 0.151 | 0.161 |
| Q | 2.54 | — | 3.42 | 0.100 | — | 0.135 |

NOTES:

1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.
2. DIMENSIONS E2 & H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
3. OUTLINE CONFORMS TO JEDEC TO-220AB.



TO-220 Package

Pin 1: Gate, Pin 2: Source, Pin 3: Drain, Tab: Source

TPH3206PS

www.transphormusa.com

Important Notice

Transphorm Gallium Nitride (GaN) Switches provide significant advantages over silicon (Si) Superjunction MOSFETs with lower gate charge, faster switching speeds and smaller reverse recovery charge. GaN Switches exhibit in-circuit switching speeds in excess of 150 V/ns and can be even pushed up to 500V/ns, compared to current silicon technology usually switching at rates less than 50V/ns.

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN Switches requires adherence to specific PCB layout guidelines and probing techniques .

Transphorm suggests visiting application note “Printed Circuit Board Layout and Probing for GaN Power Switches” before evaluating Transphorm GaN switches. Below are some practical rules that should be followed during the evaluation.

| When Evaluating Transphorm GaN Switches | |
|-------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|
| DO | DO NOT |
| Minimize circuit inductance by keeping traces short, both in the drive and power loop | Twist the pins of TO-220 or TO-247 to accommodate GDS board layout |
| Minimize lead length of TO-220 and TO-247 package when mounting to the PCB | Use long traces in drive circuit, long lead length of the devices |
| Use shortest sense loop for probing. Attach the probe and its ground connection directly to the test points | Use differential mode probe, or probe ground clip with long wire |