Publication Topic: High Level Design and Validation
a) Abstract Models of Computing
- P. K. Murthy, S. P. Rajan, K. Takayama, "High Level Hardware Validation using Hierarchical Message Sequence Charts," IEEE International High Level Design Validation and Test Workshop, Sonoma CA, November 2004.
b) UML Standards
- No Publication Available.
