3.125Gbps Parallel CDR Transceiver (0.11µm)

Process Technology



Features

- 2.5Gbps–3.125Gbps per channel unidirectional data transfer rate
- 156 to 195MHz input reference clock and parallel interface
- Programmable triple data rates include:
  - 622Mbps to 780Mbps
  - 1.25Gbps to 1.56Gbps
  - 2.5Gbps to 3.125Gbps
- Scalable 2/4/8/16-channel width CDR Rx and Tx arrays for back-plane applications
- Differential PCML (Vterm=1.8V and 1.2V), LVDS
- AC and DC coupled differential interface
- 1:16 SERDES
- On chip integrated 50-ohm termination resistors
- Independent dual loop PLL based CDR on each Rx channel
- 1.2V and 2.5V power supply
- 0.11µm standard CMOS process

Benefits

- Available as library cell for ASIC designs
- Programmable Tx voltage swing and pre-emphasis
- Pre-emphasis based Tx equalization allows up to 12dB high frequency loss

3.125Gbps Parallel CDR Transceiver (0.18µm)

Description

Fujitsu's parallel transceiver, is a seletable 2/4/8/16-channel CDR receiver and transmitter array intended for ASICs that perform at high bandwidth data communications.

The macro meets SONET/SDH OC-48 jitter tolerance mask requirement. The macro has <100mW per channel power dissipation (including Rx, Tx, CDR, bias circuit and PLL, maximum pre-emphasis, 16ch case) and runs under power supply of 1.2V±0.10V, 2.5V±0.20V and junction temperature of 0°C ~ 125°C.

The 3.125Gbps Parallel Transceiver Macro is fabricated in Fujitsu's standard 0.11µm CMOS technology.

This macro can be used in a variety of applications:

- WAN router or switch backplanes and line card to switch fabric interface
- Any backplane link for 2.5 ~ 3.125Gbps data rate

Deliverables

The Fujitsu value-added 3.125Gbps Parallel Transceiver Macro enables customers to design a variety of complex system-on-a-chip ASIC designs for high-end networking applications.

A Fujitsu application engineer works with the customer to identify the customers'specific IP requirements. Fujitsu will provide the customer with the following information to support the 3.125Gbps Transceiver macro:

- Verilog Model
  - Front-end simulation
  - C model with Verilog wrapper
- Design Compiler Model
  - Timing analysis
- Library Exchange Format (LEF)
  - Floorplanning
  - Place and Route

FUJITSU MICROELECTRONICS AMERICA, INC.
Corporate Headquarters
1250 East Arques Avenue, Sunnyvale, California 94088-3470
Tel: (800) 866-8608 Fax: (408) 737-5999
E-mail: inquiry@fma.fujitsu.com Web Site: http://www.fma.fujitsu.com

Printed in the U.S.A. ASIC-FS-20948-9/2002