








**EVB MINT**  
Revision: PA6



EVb MINT	
Hierarchy	Part References
+---#1 EVb MINT Top	
+---#2 Power	1xx
+---#3 Video Input	2xx
+---#4 Host Interface	3xx
+---#5 MINT Subsystem	
+---#6 MINT	4xx
+---#7 DRAM	5xx

PCB Layout: see application note in data sheet!




© mycable GmbH		
Boeker Stieg 43 D-24613 Aukrug Germany www.mycable.de		
Title: EVB MINT: Power		
Size: A4	Document Number: 30410-002	Rev: PA6
Date: Thursday, June 19, 2008	Sheet: 2	of 7

**Video input population options**

Analog input (default) RN200 NP  
 digital CCIR656 input C200-C219, L200-L203, R200-R210, RN201, RN202, U200, Y200 NP

Place RN201, RN202 and R201 directly to the corresponding U200 pins!

PCB Layout: refer to SAA7113 layout guide!





Keep SAA7113 clock signal as short as possible!







Place filter network directly to VDDAx and VSSAx power pins!

Place capacitors directly to digital power pins!

Place R210 directly to the corresponding Y200 pin!



Place capacitors directly to the corresponding connector pins!




© mycable GmbH  
 Boeker Stieg 43  
 D-24613 Aukrug  
 Germany  
 www.mycable.de


**mycable:**

Title: EVB MINT: Host CPU Interface

Size: A3 | Document Number: 30410-004 | Rev: PA6




Date: Thursday, June 19, 2008 | Sheet: 4 of 7







- Host CPU mode options**
- 32bit demux (default)
- BD mode options**
- no BS signal used (default)
  - BS signal used
- Ready signal options**
- normal not ready (default)
  - normal ready

- MINT SDRAM population options**
- 32 MB (2 x 128 MbH)
  - SDRAM types: K45281632 (2M x 16bit x 4 banks)
  - populated:
  - not populated:
- 64 MB (2 x 256 MbH) (default)
  - SDRAM types: K4561632E (4M x 16bit x 4 banks)
  - populated:
  - not populated:



Place filter networks directly to MINT PLL power pins!

PCB layout to be clarified!



Place C's close to SDRAM power pins, one of each value to each SDRAM!