

Display Timing Calculation

(MB86R01 'Jade')





Display Timing Formulae

$$f_{dot_clk} = \text{pixel clock}$$

$$f_v = \text{vertical frequency}$$

$$f_{ref} = \text{reference clock (PLL)}$$

$$SC = \text{Scaler}$$

$$f_h = \text{horizontal frequency}$$

$$f_{dot_clk} = f_v * VTR * HTP$$

$$f_{dot_clk} = \frac{f_{ref}}{SC}$$

$$f_v = \frac{f_{dot_clk}}{VTR * HTP}$$

$$f_h = V_i * VDP$$

$$\text{JADE : } f_{ref} = 666\text{Mhz}$$

$$f_v = \frac{f_{ref}}{SC * VTR * HTP}$$


Note:

$$\text{JADE : } f_{dot_clock} < 67\text{Mhz}$$

$$SC = \frac{f_{ref}}{f_v * VTR * HTP} = \frac{f_{ref}}{f_{dot_clk}}$$



Clock Generation in Jade



$N = 49, 46, 37, 20, 47, 44, 36, 19, 39, 38, 30, 15$
 $L_n = 1, 2, 4, 8, 16$

$$f_{CCLK} = \frac{f_{CLK} * N}{2}$$

$$f_{PLL} = f_{CLK} * N$$



Display Timing Parameters



HTP	Horizontal Total Pixels	VTR	Vertical Total Raster
HSP	Horizontal Synchronize pulse Position	VSP	Vertical Synchronize pulse Position
HSW	Horizontal Synchronize pulse Width	VSW	Vertical Synchronize pulse Width
HDP	Horizontal Display Period	VDP	Vertical Display Period



Display Timing Guideline - 1

1. Select the display parameters from the display panel specification

$$0 < HDB \leq HDP < HSP < HSP + HSW + 1 < HTP$$

$$0 < VDP < VSP < VSP + VSW + 1 < VTR$$

2. Calculate the pixel frequency

$$f_{dot_clk} = f_v * VTR * HTP$$

3. Calculate the scaler value

$$SC = \frac{f_{ref}}{f_v * VTR * HTP} = \frac{f_{ref}}{f_{dot_clk}}$$

Select integer value:

->Round down

->Round up

Calculate the resulting pixel vertical frequency with the selected scaler value:

$$f_{dot_clk} = \frac{f_{ref}}{SC} \quad f_v = \frac{f_{ref}}{SC * VTR * HTP}$$

$$f_{dot_clock} < 67 \text{ Mhz}$$

Note:

Skew occurs between the syncs and the RGB/DE signals (the RGB and DE signals are delayed) :

- Coral family – 13 pixel clock cycles
- Carmine – 15 pixel clock cycles
- The timing at the GDC pads is different to the register settings
- Panels requiring less H-sync back porch are not supported – the H-sync has to be delayed by external logic

Check that the calculated values fulfill the display specifications.

Optional: adapt the blanking area to reach a more precise result.



Display Timing Example - 1

Display Panel:

Toshiba Matsushita Display Technology, LTA065B0D0F (6")

Vertical frequency: 60 Hz

Excerpt from the display specification:


TIMING SPECIFICATION ^{1) 2) 3) 4) 5)}

<H-Sync/V-Sync+DE Mode>

Item	Symbol	min.	typ.	Max.	unit
Frame Period	<i>tv</i>	500 ---	525 16.67	550 17.85	<i>th</i> ms
Vertical blanking Term	<i>tvblnk</i>	20	45	70	<i>th</i>
V-sync Pulse Width	<i>tw</i>	2	---	---	<i>th</i>
Vertical Front Porch	<i>tvfp</i>	2	---	---	<i>th</i>
Vertical Data Sync Period	<i>tvds</i>	6	---	---	<i>th</i>
Vertical Display Term	<i>tvde</i>	480	480	480	<i>th</i>
Horizontal Period	<i>th</i>	740 31.5	800 31.75	860 ---	<i>tc</i> us
H-sync Pulse Width	<i>thw</i>	8	160	---	<i>tc</i>
Horizontal Front Porch	<i>thfp</i>	8	---	---	<i>tc</i>
Horizontal Data Sync Period	<i>thds</i>	8	---	---	<i>tc</i>
Horizontal Display Term	<i>thde</i>	640	640	640	<i>tc</i>
Clock Period	<i>tc</i>	35.0	39.7	---	ns
Clock "L" Time	<i>tcl</i>	10.0	---	---	ns
Clock "H" Time	<i>tch</i>	10.0	---	---	ns
Data Setup Time	<i>tds</i>	5.0	---	---	ns
Data Hold Time	<i>tdh</i>	10.0	---	---	ns




Display Timing Example - 2





Display Timing Example - 3

1. Select the display parameter



HTP	800	VTR	525
HSP	648	VSP	482
HSW	160	VSW	2
HDP	640	VDP	480

$$f_{dot_clk\ max} = \text{clock period} = t_{c\ min} = 35\text{ns} = 28.75\text{MHz}$$

$$f_{v\ min} = \text{Frame Period} = tv_{\ max} = 17.85\text{ms} = 56\text{Hz}$$



Display Timing Example - 4

2. Calculate the pixel frequency

$$f_{dot_clk} = f_v * VTR * HTP = 60Hz * 525 * 800 = 25.2Mhz$$

$$f_{dot_clock} < 67Mhz$$

3. Calculate the scaler

$$SC = \frac{f_{ref}}{f_v * VTR * HTP} = \frac{f_{ref}}{f_{dot_clk}} = \frac{666Mhz}{25.2Mhz} = 26.4$$

Round down: SC = 26

$$f_{dot_clk} = \frac{f_{ref}}{SC} = \frac{666Mhz}{26} = 26.62Mhz - > OK$$

$$f_v = \frac{f_{ref}}{SC * VTR * HTP} = \frac{666Mhz}{26 * 525 * 800} = 60.99Hz - > OK$$



Display Timing Example - 5

Round up: SC = 27

$$f_{dot_clk} = \frac{f_{ref}}{SC} = \frac{666Mhz}{27} = 24.67Mhz - > OK$$

$$f_v = \frac{f_{ref}}{SC * VTR * HTP} = \frac{666Mhz}{27 * 525 * 800} = 58.73Hz - > OK$$

Try to reach a precise result by modifying the blanking area:

HTP	860	VTR	500
HSP	648	VSP	482
HSW	160	VSW	2
HDP	640	VDP	480

SC : 26


$$f_{dot_clk} = 26.4Mhz$$

$$f_v = 59.57Hz$$

4. Set scaler register value

Offset 0x100 -> m = SC-1 = 25 = 0x19

Write register DCM1: 0x1900



FUJITSU

THE POSSIBILITIES ARE INFINITE