

F²MC-16FX FAMILY
16-BIT MICROCONTROLLER
ALL SERIES

CLOCK OUTPUT

APPLICATION NOTE

Revision History

Date	Issue
2006-06-28	First Version; MWi
2007-02-23	V1.1, Reviewed the document and updated with review findings, MPi
2007-08-13	V1.2, corrected some typos, MPi

This document contains 12 pages.

Warranty and Disclaimer

To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH restricts its warranties and its liability for **all products delivered free of charge** (e.g. software include or header files, application examples, target boards, evaluation boards, engineering samples of IC's etc.), its performance and any consequential damages, on the use of the Product in accordance with (i) the terms of the License Agreement and the Sale and Purchase Agreement under which agreements the Product has been delivered, (ii) the technical descriptions and (iii) all accompanying written materials. In addition, to the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH disclaims all warranties and liabilities for the performance of the Product and any consequential damages in cases of unauthorised decompiling and/or reverse engineering and/or disassembling. **Note, all these products are intended and must only be used in an evaluation laboratory environment.**

1. Fujitsu Microelectronics Europe GmbH warrants that the Product will perform substantially in accordance with the accompanying written materials for a period of 90 days from the date of receipt by the customer. Concerning the hardware components of the Product, Fujitsu Microelectronics Europe GmbH warrants that the Product will be free from defects in material and workmanship under use and service as specified in the accompanying written materials for a duration of 1 year from the date of receipt by the customer.
2. Should a Product turn out to be defect, Fujitsu Microelectronics Europe GmbH's entire liability and the customer's exclusive remedy shall be, at Fujitsu Microelectronics Europe GmbH's sole discretion, either return of the purchase price and the license fee, or replacement of the Product or parts thereof, if the Product is returned to Fujitsu Microelectronics Europe GmbH in original packing and without further defects resulting from the customer's use or the transport. However, this warranty is excluded if the defect has resulted from an accident not attributable to Fujitsu Microelectronics Europe GmbH, or abuse or misapplication attributable to the customer or any other third party not relating to Fujitsu Microelectronics Europe GmbH.
3. To the maximum extent permitted by applicable law Fujitsu Microelectronics Europe GmbH disclaims all other warranties, whether expressed or implied, in particular, but not limited to, warranties of merchantability and fitness for a particular purpose for which the Product is not designated.
4. To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH's and its suppliers' liability is restricted to intention and gross negligence.

NO LIABILITY FOR CONSEQUENTIAL DAMAGES

To the maximum extent permitted by applicable law, in no event shall Fujitsu Microelectronics Europe GmbH and its suppliers be liable for any damages whatsoever (including but without limitation, consequential and/or indirect damages for personal injury, assets of substantial value, loss of profits, interruption of business operation, loss of information, or any other monetary or pecuniary loss) arising from the use of the Product.

Should one of the above stipulations be or become invalid and/or unenforceable, the remaining stipulations shall stay in full effect

Contents

REVISION HISTORY	2
WARRANTY AND DISCLAIMER	3
CONTENTS	4
1 INTRODUCTION	5
1.1 Key Features	5
2 CLOCK OUTPUT	6
2.1 Functionality	6
2.2 Block Diagram	6
2.3 Registers	7
2.3.1 Clock Configuration Register 0/1 (COCR0/1)	7
2.3.2 Clock Output Activation Register (COAR)	8
3 CLOCK OUTPUT EXAMPLE	9
3.1 Half Main Clock Output on CKOT0	9
4 ADDITIONAL INFORMATION	10
LIST OF FIGURES	11
LIST OF TABLES	12

1 Introduction

This application note describes the functionality of the Clock Output function and gives an example.

1.1 Key Features

- All important internal MCU Clocks can be output to a Pin:
 - RC Clock (CLKRC)
 - Main Clock (CLKMC)
 - Sub Clock (CLKSC)
 - PLL Output Clock (CLKPLL)
 - Modulated PLL Clock (CLKMOD)
 - System Clock 1 (CLKS1)
 - System Clock 2 (CLKS2)
 - Bus Clock (CLKB)
 - Peripheral Clock 1 (CLKP1)
 - Peripheral Clock 2 (CLKP2)
 - VCO Clock of PLL (CLKVCO)
 - PLL Feedback Clock (CLKPLLFB)
- Clock Output Divisor selectable in 2^n -Steps from 1 to 128
- Synchronization Mechanism for Output Pin

2 Clock Output

THE BASIC FUNCTIONALITY OF THE CLOCK OUTPUT FUNCTION

2.1 Functionality

With the Clock Output Module all internal clocks can be output to two external pins. On one pin the normal clock is output while on the other pin the inverted signal is output. Furthermore the clock signal can be divided.

Up to two Clock Output Modules are available.

Please note that frequencies above 32 MHz will not be output correctly. This is because the I/O Ports are not designed for higher frequencies. If clocks with higher frequencies are to be output, please use the output clock division.

2.2 Block Diagram




Figure 2-1: Clock Output block diagram

2.3 Registers

2.3.1 Clock Configuration Register 0/1 (COCR0/1)

The COCR0/1 consists of the following bits:

Bit No.	Bit Name	Initial Value	Value	Description
15/7	-	X	0	<i>Reserved, always write "0" to this Bit</i>
14/6 ... 12/4	DIV2 ... DIV0	0, 0, 0	0, 0, 0	No Output Clock Division
			0, 0, 1	Output Clock Division of 2
			0, 1, 0	Output Clock Division of 4
			0, 1, 1	Output Clock Division of 8
			1, 0, 0	Output Clock Division of 16
			1, 0, 1	Output Clock Division of 32
			1, 1, 0	Output Clock Division of 64
			1, 1, 1	Output Clock Division of 128
11/3 ... 8/0	SEL3 ... SEL0	0, 0, 0, 0	0, 0, 0, 0	No Clock is output
			0, 0, 0, 1	CLKRC, RC Clock is output
			0, 0, 1, 0	CLKMC, Main Clock is output
			0, 0, 1, 1	CLKSC, Sub Clock is output
			0, 1, 0, 0	CLKPLL, PLL Clock is output
			0, 1, 0, 1	CLKMOD, Modulated PLL Clock is output
			0, 1, 1, 0	CLKS1, System Clock 1 is output
			0, 1, 1, 1	CLKS2, System Clock 2 is output
			1, 0, 0, 0	CLKB, Bus clock is output
			1, 0, 0, 1	CLKP1, Peripheral Clock 1 is output
			1, 0, 1, 0	CLKP2, Peripheral Clock 2 is output
			1, 0, 1, 1	CLKVCO, VCO clock of PLL is output
			1, 1, 0, 0	CLKPLLFb, PLL Feedback Clock is output
			1, 1, 0, 1	<i>Reserved, Output is undefined</i>
			1, 1, 1, 0	<i>Reserved, Output is undefined</i>
1, 1, 1, 1	<i>Reserved, Output is undefined</i>			

Table 2-1: COCR0/1

COCR0 controls CKOT0/CKOTX0 pins and COCR1 controls CKOT1/CKOTX1 pins.

Please note, that if an output is enabled and the setting is changed, a spike can be output on the corresponding channel. Therefore setting should only be changed, if the corresponding RUNM Bit of the COAR is "0".

2.3.2 Clock Output Activation Register (COAR)

The COAR consists of the following bits:

Bit No.	Bit Name	Initial Value	Value	Description
15	RUNM1	0	0	CKOT1/CKOTX1 clock is stopped (read only Bit)
			1	CKOT1/CKOTX1 clock is active (read only Bit)
14	RUNC1	0	0	Stops the CKOT1/CKOTX1 Clock
			1	Starts the CKOT1/CKOTX1 Clock
13	CKOXE1	0	0	CKOTX1 Clock Output Pin is disabled
			1	CKOTX1 Clock Output Pin is enabled
12	CKOE1	0	0	CKOT1 Clock Output Pin is disabled
			1	CKOT1 Clock Output Pin is enabled
11	RUNM0	0	0	CKOT0/CKOTX0 clock is stopped (read only Bit)
			1	CKOT0/CKOTX0 clock is active (read only Bit)
10	RUNC0	0	0	Stops the CKOT0/CKOTX0 Clock
			1	Starts the CKOT0/CKOTX0 Clock
9	CKOXE0	0	0	CKOTX0 Clock Output Pin is disabled
			1	CKOTX0 Clock Output Pin is enabled
8	CKOE0	0	0	CKOT0 Clock Output Pin is disabled
			1	CKOT0 Clock Output Pin is enabled

Please note that CKOE or CKOXE and the corresponding RUNC should be set at the same time or RUNC should be set after setting CKOE or CKOXE.

3 Clock Output Example

EXAMPLE FOR THE CLOCK OUTPUT USAGE

3.1 Half Main Clock Output on CKOT0

The following example assigns the Main Clock (CLKMC) divided by 2 to CKOT0 and waits until the clock is synchronized.

```
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES. */
/* (C) Fujitsu Microelectronics Europe GmbH */
/*-----*/

void Set_CLKMC_CKOT0 (void)
{
    COAR = 0x00;           // Stop all possible Clock Outputs
    COCR0 = 0x12;         // DIV [2:0] = 0, 0, 1; SEL [3:0] = 0, 0, 1, 0
    COAR = 0x05;         // RUNC0 = 1; CKOE0 = 1

    while (!COAR_RUNM0); // Wait for synchronization
}
```

4 Additional Information

Information about FUJITSU Microcontrollers can be found on the following Internet page:

<http://mcu.emea.fujitsu.com/>

The software example related to this application note is:

96340_clk_out

It can be found on the following Internet page:

http://mcu.emea.fujitsu.com/mcu_product/mcu_all_software.htm

List of Figures

Figure 2-1: Clock Output block diagram 6

List of Tables

Table 2-1: COCR0/1 7