

Errata

F²MC-16LX
 16-BIT MICROCONTROLLER
 MB90590 Series
 HARDWARE MANUAL

2003.07.08

Page	Item	Description																																
14	1.8	<p>The following terms were added to the summary of "1.8 Handling Device" as indicated by the shading below:</p> <ul style="list-style-type: none"> • Preventing latch-up • Stabilization of supply voltage • Treatment of unused pins • Using external clock • Power supply pins (Vcc/Vss) • Pull-up/down resistors • Crystal Oscillator Circuit • Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs • Connection of Unused Pins of A/D Converter • N.C. Pin • Precautions at power on • Initialization • Indeterminate outputs from ports 0 and 1 • Using the "DIV A, Ri" and "DIVW A, RWi" instructions • Using REALOS • Notes on during operation of PLL clock mode <p>The following description was added to "■ Handling the Device":</p> <p>○ Stabilization of supply voltage</p> <p>A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.</p> <p>For reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak values) at commercial frequencies (50 to 60Hz) fall below 10% of the standard Vcc supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.</p>																																
76	5.2	<p>The description in Table 5.2-2 was corrected as indicated by the shading below:</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; text-align: center;"> <thead> <tr> <th rowspan="2">Type of reset</th> <th colspan="5">CKSCR</th> <th colspan="2">LPMCR</th> </tr> <tr> <th>WS1</th> <th>WS0</th> <th>MCS</th> <th>CS1</th> <th>CS0</th> <th>CG1</th> <th>CG0</th> </tr> </thead> <tbody> <tr> <td>HST+RST</td> <td>N</td> <td>N</td> <td>Y</td> <td>N</td> <td>N</td> <td>Y</td> <td>Y</td> </tr> </tbody> </table>	Type of reset	CKSCR					LPMCR		WS1	WS0	MCS	CS1	CS0	CG1	CG0	HST+RST	N	N	Y	N	N	Y	Y									
Type of reset	CKSCR					LPMCR																												
	WS1	WS0	MCS	CS1	CS0	CG1	CG0																											
HST+RST	N	N	Y	N	N	Y	Y																											
90	6.3	<p>The description in Table 6.3-2 was corrected as indicated by the shading below:</p> <p>Table 6.3-2 List of Instructions Used for Transition to Low-power Mode</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse; text-align: left;"> <tbody> <tr> <td>MOV io,#imm8</td> <td>MOV dir,#imm8</td> <td>MOV eam,#imm8</td> <td>MOV eam,Ri</td> </tr> <tr> <td>MOV io,A</td> <td>MOV dir,A</td> <td>MOV addr16,A</td> <td>MOV eam,A</td> </tr> <tr> <td>MOV @RLi+dip8,A</td> <td></td> <td></td> <td></td> </tr> <tr> <td>MOVW io,#imm16</td> <td>MOVW dir,#imm16</td> <td>MOVW eam,#imm16</td> <td>MOVW eam,RWi</td> </tr> <tr> <td>MOVW io,A</td> <td>MOVW dir,A</td> <td>MOVW addr16,A</td> <td>MOVW eam,A</td> </tr> <tr> <td>MOVW @RLi+dip8,A</td> <td></td> <td></td> <td></td> </tr> <tr> <td>SETB io:bp</td> <td>SETB dir:bp</td> <td>SETB addr16:bp</td> <td></td> </tr> <tr> <td>CLRB io:bp</td> <td>CLRB dir:bp</td> <td>CLRB addr16:bp</td> <td></td> </tr> </tbody> </table>	MOV io,#imm8	MOV dir,#imm8	MOV eam,#imm8	MOV eam,Ri	MOV io,A	MOV dir,A	MOV addr16,A	MOV eam,A	MOV @RLi+dip8,A				MOVW io,#imm16	MOVW dir,#imm16	MOVW eam,#imm16	MOVW eam,RWi	MOVW io,A	MOVW dir,A	MOVW addr16,A	MOVW eam,A	MOVW @RLi+dip8,A				SETB io:bp	SETB dir:bp	SETB addr16:bp		CLRB io:bp	CLRB dir:bp	CLRB addr16:bp	
MOV io,#imm8	MOV dir,#imm8	MOV eam,#imm8	MOV eam,Ri																															
MOV io,A	MOV dir,A	MOV addr16,A	MOV eam,A																															
MOV @RLi+dip8,A																																		
MOVW io,#imm16	MOVW dir,#imm16	MOVW eam,#imm16	MOVW eam,RWi																															
MOVW io,A	MOVW dir,A	MOVW addr16,A	MOVW eam,A																															
MOVW @RLi+dip8,A																																		
SETB io:bp	SETB dir:bp	SETB addr16:bp																																
CLRB io:bp	CLRB dir:bp	CLRB addr16:bp																																

Page	Item	Description												
182	14.3.3	<p>The description "[bits 7 to 5] PCS2 to 0 (PPG count select): Count clock selection bit" of "■ PPG0, 1 Clock Select Register (PPG01)" was corrected as indicated by the shading below:</p> <table border="1"> <thead> <tr> <th>PCS2</th> <th>PCS1</th> <th>PCS0</th> <th>Operation mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Peripheral clock (62.5 ns machine clock, 16 MHz)</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Clock input from the timebase timer (128 μs, 4 MHz source oscillation)</td> </tr> </tbody> </table>	PCS2	PCS1	PCS0	Operation mode	0	0	0	Peripheral clock (62.5 ns machine clock, 16 MHz)	1	1	1	Clock input from the timebase timer (128 μs, 4 MHz source oscillation)
PCS2	PCS1	PCS0	Operation mode											
0	0	0	Peripheral clock (62.5 ns machine clock, 16 MHz)											
1	1	1	Clock input from the timebase timer (128 μs, 4 MHz source oscillation)											
183		<p>The description "[bits 4 to 2] PCM2 to 0 (PPG count mode): Count clock selection bit" of "■ PPG0, 1 Clock Select Register (PPG01)" was corrected as indicated by the shading below:</p> <table border="1"> <thead> <tr> <th>PCM2</th> <th>PCM1</th> <th>PCM0</th> <th>Operation mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Peripheral clock (62.5 ns machine clock, 16 MHz)</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Clock input from the timebase timer (128 μs, 4 MHz source oscillation)</td> </tr> </tbody> </table>	PCM2	PCM1	PCM0	Operation mode	0	0	0	Peripheral clock (62.5 ns machine clock, 16 MHz)	1	1	1	Clock input from the timebase timer (128 μs, 4 MHz source oscillation)
PCM2	PCM1	PCM0	Operation mode											
0	0	0	Peripheral clock (62.5 ns machine clock, 16 MHz)											
1	1	1	Clock input from the timebase timer (128 μs, 4 MHz source oscillation)											
201	16.5	<p>The description "○ External interrupt request level" of "■ Notes on Using DTP/External Interrupts" was corrected as indicated by the shading below:</p> <p>To detect an edge for an edge request level, the pulse width must be at least three machine cycles. As shown in Figure 15.5-1 "Clearing the Interrupt Request Flag Bit (EIRR:ER) Upon Level Set", when the request input level is related to the level setting, a request that is input from an external device to the interrupt controller is kept active while the interrupt request is enable (ENIR:EN=1), even if the request is later canceled. To cancel the request to the interrupt controller, the interrupt request flag bit (EIRR:ER) must be cleared as shown in Figure 15.5-2 "Interrupt Cause and Interrupt Request to the Interrupt Controller While Interrupts are Enabled".</p> <p>Figure 15.5-1 Clearing the Interrupt Request Flag Bit (EIRR:ER) Upon Level Set</p> <p>Figure 15.5-2 Interrupt Cause and Interrupt Request to the Interrupt Controller While Interrupts are Enabled</p>												

Page	Item	Description
284	19.6.1	<p>The summary of "19.6.1 Control Status Register (CSR)" was corrected as indicated by the shading below:</p> <p>The lower 8bits with the control status register (CSR) is prohibited from executing any bit manipulation instructions (Read-Modify-Write instructions).</p> <p>Only in the case of HALT bits unchanged, use any bit manipulation instructions without problems (initialization of the macro instructions etc.).</p>
286		<p>The description "[Bit 0] HALT: Bus operation stop bit " of "■ Control Status Register (CSR)" was corrected as indicated by the shading below:</p> <p>This bit controls the bus halt. The halt state of the bus can be checked by reading this bit.</p> <p>Writing to this bit</p> <p>0: Cancels bus operation stop</p> <p>1: Sets bus operation stop</p> <p>Reading this bit</p> <p>0: Bus operation not in stop state</p> <p>1: Bus operation in stop state</p> <p>Note :</p> <hr/> <p>When write 0 to this bit during the node status is Bus Off, ensure that 1 is written to this bit.</p> <p>Example program:</p> <pre> switch (IO_CANCT0.CSR.bit.NS) { case 0 : /* error active */ break; case 1 : /* warning */ break; case 2 : /* error passive */ break; default : /* bus off */ for (i =0; (i <= 500) (IO_CANCT0.CSR.bit.HALT == 0); i++); IO_CANCT0.CSR.word = 0x0084; /* HALT = 0 */ break; } </pre> <hr/> <p>*: The variable " i " is used for fail-safe.</p>
287	19.6.2	<p>The following description was added to "Note" of "■ Conditions for Canceling Bus Operation Stop (HALT = 0)" as indicated by the shading below:</p> <hr/> <p>Note</p> <ul style="list-style-type: none"> - Canceling the bus operation stop after hardware reset or by writing 1 to HALT as above conditions is performed after 0 is written to HALT and continuous 11-bit High levels (recessive bits) have been input to the receive input pin (RX) (HALT = 0). - Canceling the bus operation stop when the node status is changed to bus off as above conditions is performed after 0 is written to HALT and continuous 11-bit High levels (recessive bits) have been input 128 times to the receive input pin (RX) (HALT = 0). Then, the values of both transmit and receive error counters reach 0 and the node status is changed to error active. - When write 0 to HALT during the node status is Bus Off, ensure that 1 is written to this bit. <hr/>

Page	Item	Description
390	24.7.4	<p>The shading below indicates changes made to Figure 24.7-2.</p> <pre> graph TD Start([Start erasing]) --> Enable[FMCS:WE(bit5) Enable flash memory erase] Enable --> Seq[Erase command sequence (1) FxAAAA ← XXAA (2) Fx5554 ← XX55 (3) FxAAAA ← XX80 (4) FxAAAA ← XXAA (5) Fx5554 ← XX55] Seq --> Enter[6 Enter code to erase sector 30H] Enter --> Another{Another erase sector?} Another -- Y --> Enter Another -- N --> Read1[Read internal address 1] Read1 --> Read2[Read internal address 2] Read2 --> Toggle1{Toggle bit DQ6 data 1DQ6 = data 2DQ6} Toggle1 -- Y --> Next[Next sector] Toggle1 -- N --> Timing{Timing limit DQ5} Timing -- 0 --> Comp[Sector Erase Completed] Timing -- 1 --> Read1_2[Read internal address 1 Read internal address 2] Read1_2 --> Toggle2{Toggle bit DQ6 data 1DQ6 = data 2DQ6} Toggle2 -- Y --> Next Toggle2 -- N --> Error([Erase error]) Comp --> Final{Final sector} Final -- Y --> Disable[FMCS:WE(bit15) Disable flash memory erase] Disable --> Complete([Complete erasing]) Final -- N --> Next </pre> <p>Confirm with the hardware sequence flags.</p>