

3.125Gbps x4 Parallel Transceiver

► Description

The Fujitsu's XAUI macro is for ASICs that perform at high bandwidth data communication.

The macro meets XAUI jitter specifications as follows:

- jitter generation < 0.35UI (without pre-emphasis)
- jitter tolerance > 0.60UI (peak to peak total jitter)
- meets sinusoidal jitter tolerance mask requirement

The macro has 180mW/ch power dissipation(including Rx, Tx, CDR, bias circuit and PLL, maximum pre-emphasis) and runs under power supply of $1.8V \pm 0.15V$, $3.3V \pm 0.30V$ and junction temperature of $-40^{\circ}C \sim 125^{\circ}C$.

The macro is fabricated in Fujitsu's standard 0.18 μ m CMOS technology.

The macro can be used in a variety of applications:

- 10G Ethernet
- WAN router or switch backplanes and line card to switch fabric interface
- Any backplane line for 3.125Gbps x4 data rate

► Deliverables

The Fujitsu value-added XAUI Transceiver Macro enables our customers to design a variety of complex ASIC designs for high end networking applications.

A Fujitsu application engineer works with the customer to identify the customer's specific IP requirements. Fujitsu will provide the customer with following information to support the 3.125Gbps x4 XAUI Transceiver macro:

- Verilog Model
 - Front-end simulation
 - C model with Verilog wrapper
- Design Compiler Model
 - Timing analysis
- Library Exchange Format (LEF)
 - Floorplanning
 - Place and Route

FUJITSU MICROELECTRONICS AMERICA, INC.

Corporate Headquarters

1250 East Arques Avenue, Sunnyvale, California 94088-3470

Tel: (800) 866-8608 Fax: (408) 737-5999

E-mail: inquiry@fma.fujitsu.com Web Site: <http://www.fma.fujitsu.com>

©2002 Fujitsu Microelectronics America, Inc.
All company and product names are trademarks or registered trademarks of their respective owners.
Printed in the U.S.A. ASIC-FS-20921-3/2002