


0.18 μm CMOS Process (CS80A)

► Features

- 2-Poly and 6-Metal Process
- Retrograde Twin Wells on P Epi Substrate
- STI(Shallow Trench Isolation)
- Salicided Gate
- Salicided Source and Drain
- CMP Planarization
- CVD Filling for Via
- Stackable Contact and Vias
- Oxide/Nitride Passivation



► Design Rules

Layer	Width	Space	Unit
Diffusion	0.22	0.24	μm
Poly	0.18	0.24	μm
Contact	0.28	0.26	μm
Metal 1	0.26	0.28	μm
Via 1	0.28	0.26	μm
Metal 2	0.26	0.28	μm
Via 2	0.28	0.26	μm
Metal 3	0.26	0.28	μm
Via 3	0.28	0.26	μm
Metal 4	0.44	0.46	μm
Via 4	0.44	0.46	μm
Metal 5	0.44	0.46	μm
Via 5	0.44	0.46	μm
Metal 6	0.44	0.46	μm



0.18 μ m CMOS Process (CS80A)

Device Technology

Supply Voltage	1.8V		
Gate Oxide	4nm		
	NMOS	PMOS	Unit
Vth	0.53	-0.48	V
I _{dsat}	0.56	-0.24	mA/ μ m

Interconnect Technology


	Metallization	Resistance
Gate	Salicided Poly	6 Ω /square
S&D	Salicided S/D	6 Ω /square
Vias Filling	CVD	
Stacked Vias	All	
Planarization	CMP	

Device Performance

	Transistor	Gate	Unit
Density	342	86	K/mm ²
	Inverter	2-NAND	Unit
Gate Delay	24	39	ps
SRAM Cell Size	4.9 μ m ²		
SRAM Speed (taa)	1.3 ns		

Option

Thick Gate Oxide Tr.	For 3.3V
Diffusion Resistor	1.6k Ω /sq
Bulk-Poly Capacitor	2.47fF/ μ m ²
Poly-Poly Capacitor	1.38fF/ μ m ²
Triple-well	Available



Cross Section

FUJITSU MICROELECTRONICS AMERICA, INC.

1250 East Arques Avenue, Sunnyvale, California 94088-3470

Tel: (800) 866-8608, Fax: (408) 737-5999

E-mail: inquiry@fma.fujitsu.com Web Site: <http://www.fma.fujitsu.com>

© 2001 Fujitsu Microelectronics America, Inc.

All company and product names are trademarks or registered trademarks of their respective owners.

WFS-FS-20880-10/2001