


# ASIC Mixed-Signal and Analog Macros



Cross-Section of Triple-Well (0.18µm CMOS Technology) with Analog Resistor and Capacitor

## ► Features

- Leading-edge 0.35, 0.25, and 0.18-micron technologies, with a choice of standard twin-well or high performance triple-well design
- Well-adapted to Standard Cells and Embedded Arrays, including Embedded DRAM ASIC products
- A/D converters: 6-bit to 10-bit, 1MS/s to 200 MS/s
- D/A converters: 8-bit to 10-bit, 1 MS/s to 100 MS/s
- Analog PLLs and other analog functions
- Low power consumption
- Disable pin for reducing power consumption and IDDQ test
- Precision resistors and capacitors for analog designs (see illustration above)

## ► Description

### Technology Overview

To achieve the highest level of system integration, Fujitsu offers a variety of analog and mixed-signal macros for customer use in conjunction with its Embedded Arrays and Standard Cell libraries. Data communications, networking, graphics, and digital audio/video are among the applications that can take advantage of these mixed-signal and analog macros. Additionally, embedded RAMs, ROMs, phase-locked loops (PLLs), and other SOC IP cores from Fujitsu's IPWare™ are provided to enable customers to implement system-level solutions on a single chip.

### Triple-Well CMOS Process

Fujitsu's triple-well process allows a P-well to be placed inside an N-well, resulting in three types of well structures, as shown in the illustration above. This third type of well is useful for isolating circuitry within it from other sections on the chip by the reverse bias between the N-well and the P-substrate. For

mixed-signal designs, where noise injection can be a problem, the analog sections can be completely isolated from the digital section by using this third type of well structure. There is no resistive path between the analog and digital circuit, since the P-well connected to the analog VSS is isolated from the digital VSS/ground by a reverse biased N-well. The triple-well also significantly reduces the capacitive coupling between the analog VSS and digital VSS/ground. Consequently, a high degree of isolation is achieved for sensitive analog circuits from detrimental digital noise sources.

Triple-well enables Fujitsu to design high-precision analog macros, such as the 10-bit DAC, for mixed-signal ASICs. With triple-well, the sensitive analog circuits of mixed-signal ASICs are protected from the noise sources of high-speed digital logic blocks. This isolation technique facilitates in positioning digital and mixed-signal blocks in the closest proximity possible, thereby reducing the overall die size.

# Mixed-Signal and Analog Macros In ASIC

## Design Support

IEEE is involved in an ongoing process to define and standardize a common analog behavioral modeling language, called VHDL-A. Fujitsu will support VHDL-A when it is ratified. Currently, Fujitsu supports the following mixed-signal simulation tools:

## Behavioral/Gate Level Simulation

Verilog	Digital gate level libraries Analog macro functional models
VHDL	Digital gate level VITAL compliant libraries Analog macro functional models

## Interface Timing Models for STA

Synopsys Design Compiler and Prime Time

## Transistor-Level Simulation

Hspice Spice netlist and Level 28 and BSIM-3 models

## 0.35 $\mu$ m Macro Library

D/A Converters	A/D Converters
10-bit: 30 MS/s (general-purpose)	10-bit: 20 MS/s, 3.3V
10 bit: 1.5 MS/s (general-purpose)	10-bit: 1 MS/s, 3.3V
8-bit: 50 MS/s, 3.3V	8-bit: 50 MS/s, 3.3V
8-bit: 30 MS/s, 3.3V	6-bit: 100 kS/s, 3.3V
8-bit: 200 kS/s (general-purpose)	

## Phase-Locked Loops (PLLs)

- Analog: 50-200 MHz
- Digital: 180-360 MHz

## 0.25 $\mu$ m Macro Library

D/A Converters	A/D Converters
10-bit: 100 MS/s, 2.5V	10-bit: 30 MS/s, 2.5V
10-bit: 30 MS/s, 2.5V	10-bit: 20 MS/s, 2.5V
10-bit: 1.5 MS/s, 2.5V	10-bit: 1 MS/s, 2.5V
10-bit: 50 MS/s, 3.3V	10-bit: 1 MS/s, 3.3V
10-bit: 1 MS/s, 3.3V	8-bit: 70 MS/s, 2.5V
8-bit: 1.5 MS/s, 3.3V	8-bit: 50 MS/s, 2.5V
8-bit: 50 MS/s, 2.5V	8-bit: 1 MS/s, 2.5V
8-bit: 200 kS/s, 2.5V	8-bit: 30 MS/s, 3.3V
8-bit: 50 MS/s, 3.3V	8-bit: 1 MS/s, 3.3V
8-bit: 200 kS/s, 3.3V	6-bit: 100 MS/s, 2.5V

## Phase-Locked Loops (PLLs)

- Analog: up to 250 MHz (622 MHz under development)

## 0.18 $\mu$ m Macro Library

D/A Converters	A/D Converters
10-bit: 100 MS/s, 3.3V	10-bit: 30 MS/s, 2.5V
10-bit: 50 MS/s, 3.3V	10-bit: 50 MS/s, 3.3V
10-bit: 1.5 MS/s, 3.3V	10-bit: 30 MS/s, 3.3V
8-bit: 50 MS/s, 3.3V	8-bit: 500 kS/s, 3.3V
8-bit: 1 MS/s, 3.3V	8-bit: 50 MS/s, high speed 3.3V
	8-bit: 25 MS/s, high-speed 3.3V
	8-bit: 1 MS/s, 3.3V
	6-bit: 200 MS/s

## Phase-Locked Loops (PLLs)

- Analog: up to 800 MHz

## Other Analog Macros in ASIC

<b>Op-amps:</b>	General-purpose, low noise, high speed, unity-gain buffer, and speaker amplifier
<b>Bias and Vref Circuits:</b>	Various kinds, including high stability bandgap reference
<b>Analog Switches:</b>	General-purpose, 1-ch, 1-ch inv, and 2-ch
<b>Delay Locked Loops (DLLs):</b>	20-400 MHz
<b>Comparators:</b>	High-speed general purpose
<b>Fuses:</b>	Detectors and bias circuits

## FUJITSU MICROELECTRONICS AMERICA, INC.

Corporate Headquarters  
1250 East Arques Avenue, Sunnyvale, California 94088-3470  
Tel: (800) 866-8608 Fax: (408) 737-5999  
E-mail: inquiry@fma.fujitsu.com Web Site: <http://www.fma.fujitsu.com>

© 2000 Fujitsu Microelectronics, Inc.  
IPWare™ is the brand name for marketing Fujitsu IPs.  
All company and product names are trademarks or registered trademarks of their respective owners.  
Printed in the U.S.A. ASIC-FS-20843-03/2000