


Control IC Product Specifications

All rights reserved, Copyright © Fujitsu Component Limited (FCL) 2005

					TITLE		
					Control IC Product Specifications		
					DRAW. NO.	CUST	
					Tech Bes F&T - I0565		
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component	SHEET
DESIG.	20050707	KYoshifusa	CHECK	T.Nakajima	APPR.	KNishimura	Limited 1 / 26

3. External View

Plastic • LQFP, 48pins
(FPT-48P-M05)



4. Setting the Origin Point

The origin point can be set up at any corner using the JUMPER1 to JUMPER3.

JUMPER1 (21 pin)	H	The x and y coordinates are switched with each other.
	L	The x and y coordinates are output as is.
JUMPER2 (20 pin)	H	The x coordinate is output after being reversed.
	L	The x coordinate is output as is.
JUMPER3 (18 pin)	H	The y coordinate is output after being reversed.
	L	The y coordinate is output as is.

						TITLE	
						Control IC Product Specifications	
						DRAW. NO. CUST	
						Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component	
DESIG.			CHECK		APPR.	SHEET	
						Limited 4 / 26	

5. Electrical Characteristics

5.1 Absolute Maximum Ratings

(AV_{SS}=V_{SS}=0V)

Parameter	Symbol	Rating		Unit	Remarks
		Min.	Max.		
Power supply voltage	V _{CC}	V _{SS} -0.3	V _{SS} +6.0	V	*1
	AV _{CC}				
	AV _R	V _{SS} -0.3	V _{SS} +6.0	V	
Input voltage	V _I	V _{SS} -0.3	V _{CC} +0.3	V	Pins other than P44 and P45
		V _{SS} -0.3	V _{SS} +6.0	V	P44, P45
Output voltage	V _O	V _{SS} -0.3	V _{CC} +0.3	V	Pins other than P44 and P45
		V _{SS} +0.3	V _{SS} +6.0	V	P44, P45
Maximum output current at "L" level	I _{OL}	—	15	mA	
Average output current at "L" level	I _{OLAV}	—	4	mA	Average (operating current × operating ratio)
Total maximum output current at "L" level	ΣI _{OL}	—	100	mA	
Total average output current at "L" level	ΣI _{OLAV}	—	40	mA	Average (operating current × operating ratio)
Maximum output current at "H" level	I _{OH}	—	-15	mA	
Average output current at "H" level	I _{OHAV}	—	-4	mA	Average (operating current × operating ratio)
Total maximum output current at "H" level	ΣI _{OH}	—	-50	mA	
Total average output current at "H" level	ΣI _{OHAV}	—	-20	mA	Average (operating current × operating ratio)
Power consumption	P _D	—	300	mW	
Operating temperature	T _a	-40	+85	°C	
Storage temperature	T _{stg}	-55	+150	°C	

*1 Use AV_{CC} and V_{CC} with the same supply voltage.

Be careful to keep AV_R up to the value AV_{CC} + 0.3.

Note:

Exceeding the absolute maximum ratings may cause permanent damage to the LSI device. As for normal operation, the LSI should be used under the recommended operating conditions. The use outside the recommended operating conditions may affect the reliability of the LSI device.

						TITLE	
						Control IC Product Specifications	
						DRAW. NO.	CUST
						Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component	SHEET
DESIG.			CHECK		APPR.	Limited	5 / 26

5.2 Recommended Operating Conditions

(AV_{ss}=V_{ss}=0V)

Parameter	Symbol	Rating		Unit	Remarks
		Min.	Max.		
Power supply voltage	V _{cc}	3.5	5.5	V	Range guaranteed for normal operation
	AV _{cc}	3.0	5.5	V	RAM status at stop
	AV _R	2.4	AV _{cc}	V	
Operating temperature	T _a	-40	+85	°C	

5.3 DC Ratings

(AV_{cc}=V_{cc}=5.0V, AV_{ss}=V_{ss}=0V, T_a=-40°C to +85°C)

Parameter	Symbol	Pin	Condition	Specifications			Unit	Remarks
				Min.	Typ.	Max.		
Input voltage at "H" level	V _{IH}	18, 20 to 34 36 to 40 pin	—	0.7V _{cc}	—	V _{cc} +0.3	V	
	V _{IHS}	2 to 4 24 to 34 37, 38, 40 pin	—	0.8V _{cc}	—	V _{cc} +0.3	V	
	V _{IHSMB}	41, 42 pin	—	V _{ss} +1.4	—	V _{ss} +5.5	V	With SMB input buffer selected
	V _{IH12C}		—	0.7V _{cc}	—	V _{ss} +5.5	V	With I ² C input buffer selected
Input voltage at "L" level	V _{IL}	18, 20 to 34 36 to 40 pin	—	V _{ss} -0.3	—	0.3V _{cc}	V	
	V _{ILS}	2 to 4, 24 to 34 37, 38, 40 pin	—	V _{ss} -0.3	—	0.2V _{cc}	V	
	V _{ILSMB}	41, 42 pin	—	V _{ss} -0.3	—	V _{ss} +0.6	V	With SMB input buffer selected
	V _{IL12C}		—	V _{ss} -0.3	—	0.3V _{cc}	V	With I ² C input buffer selected
Applied voltage of open drain output	V _{D1}	45 to 48 pin	—	V _{ss} -0.3	—	V _{cc} +0.3	V	
	V _{D2}	41, 42 pin		V _{ss} -0.3	—	V _{ss} +5.5	V	

						TITLE		
						Control IC Product Specifications		
						DRAW. NO.	CUST	
						Tech Bes F&T - I0565		
EDIT	DATE	DESIG.	CHECK	DESCRIPTION			Fujitsu Component	SHEET
DESIG.			CHECK		APPR.	Limited	6 / 26	

(continued)

(AV_{CC}=V_{CC}=5.0V, AV_{SS}=V_{SS}=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Pin	Condition	Specifications			Unit	Remarks
				Min.	Typ.	Max.		
Output voltage at "H" level	V _{OH}	10 to 18, 20 to 34, 36 to 40 pin	I _{OH} =2.0mA V _{CC} =4.5V	4.0	—	—	V	
Output voltage at "L" level	V _{OL1}	10 to 18, 20 to 34, 36 to 42, 45 to 48 pin	I _{OL} =4.0mA V _{CC} =4.5V	—	—	0.4	V	
	V _{OL2}	2 pin		—	—	0.6	V	
Input reverse current (high-impedance output reverse current)	I _{LI}	3, 4, 10 to 18 20 to 34 36 to 40 pin	0.0.V<V _I <V _{CC}	-5	—	+5	μA	With absence of pull-up resistor specified
Reverse current of open drain output	I _{LIO}	41, 42 45 to 48 pin	0.0V<V _I <V _{SS} +5.5V	—	—	+5	μA	
Pull-up resistor value	R _{PULL}	2, 10 to 18 20 to 34 36 to 40 pin	V _I =0.0V	25	50	100	kΩ	With pull-up resistor specified *RST excluded
V _{CC} Supply current	I _{CC}	7 pin	F _C =10.0MHz	—	13	26	mA	
	I _{CCS}			—	3	8	mA	Sleep mode
	I _{CCH}			Ta=+25°C	—	5	10	μA
AV _{CC} Supply current	I _A	1 pin	F _C 10.0MHz	—	1	3	mA	With analog-to-digital converter operating
	I _{AH}		Ta=+25°C	—	1	5	μA	With analog-to-digital converter stopped
Input capacitance	C _{IN}	Pins other than pins 1, 7, 19, and 43	f=1MHz	—	10	—	pF	

						TITLE Control IC Product Specifications	
						DRAW. NO. CUST Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component SHEET	
DESIG.			CHECK		APPR.	Limited 7 / 26	

5.4 AC Ratings


(1) Reset timing

(AV_{CC}=V_{CC}=5.0V, AV_{SS}=V_{SS}=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Condition	Specifications		Unit	Remarks
			Min.	Max.		
RST "L" pulse duration	t _{ZLZH}	—	48t _{HCLY}	—	ns	

Note:

t_{HCLY} is the oscillation cycle of the main clock.




(2) Power-on reset

(AV_{SS}=V_{SS}=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Condition	Specifications		Unit	Remarks
			Min.	Max.		
Power-on time	t _R	—	0.5	50	ms	
Power-off time	t _{OFF}		1	—	ms	For repetitive operation

Note : Please start a power supply within the selected oscillation time. Moreover, when changing power supply voltage during operation, We recommend starting power supply voltage smoothly. Power supply voltage should rise from less than [0.2V]. When voltage becomes more than 0.2V in the time of the reboot by the enter end of a power supply etc., please put in a reset signal from the exterior.




					TITLE	
					Control IC Product Specifications	
					DRAW. NO. CUST	
					Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		
DESIG.			CHECK	APPR.	Fujitsu Component Limited	SHEET 8 / 26

(3) Clock timing specifications

(AV_{SS}=V_{SS}=0V, Ta=-40°C to +85°C)


Parameter	Symbol	Pin	Condition	Specifications			Unit	Remarks
				Min.	Typ.	Max.		
Clock frequency	F _{CH}	X0, X1	—	1	—	12.5	MHz	Main clock
Clock cycle time	t _{HCYL}	X0, X1		80	—	1000	ns	Main clock
Pulse duration of input clock	P _{WH} P _{WL}	X0		20	—	—	ns	External clock
Rise and fall time of input clock	t _{CR} t _{CF}	X0		—	—	10	Ns	External clock

• X0 and X1 timing and application conditions




• Clock input condition

With a quartz crystal unit or ceramic resonator



With a external clock



				TITLE Control IC Product Specifications	
				DRAW. NO. CUST	
				Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION	
DESIG.			CHECK	APPR.	
				Fujitsu Component Limited	
				SHEET 9 / 26	

6.2 List of Input and Output Pins

(The column "I/O" indicates input or output with respect to the MCU.)

Pin no.	Pin name	I/O	Function outline
1	AVcc	—	Power supply to the analog-to-digital converter
2	*RST	I	Input for reset
3, 4	MOD0, MOD1	I	Input for operation mode specification (Must be connected to Vss.)
5	X0	I	Input for oscillation (Main clock: 10 MHz)
6	XI	O	Output for oscillation (Main clock: 10 MHz)
7	Vcc	—	Digital power source
8	X0A	I	Input for oscillation (Sub-clock must be connected directly to Vss.)
9	X1A	O	Input for oscillation (Sub-clock must be open.)
10 to 17	—	—	Not used (Must be open.)
18	JUMPER3	I	Origin selection
19	Vss	—	Digital power source (GND)
20	JUMPER2	I	Origin selection
21	JUMPER1	I	Origin selection
22	—	—	Not used (Must be open.)
23	DATAOUT	O	Output for PS/2 data
24	DATAIN	I	Input for PS/2 data
25	CLKOUT	O	Output for PS/2 clocks
26	CLKIN	I	Input for PS/2 clocks
27 to 34	—	—	Not used (Must be open.)
35	C	—	Capacity of power regulation (0.1 μ F ceramic capacitor be connected.)
36	*PSW1	O	Output for panel drive switch control
37	PSW2	O	Output for panel drive switch control
38	*PSW0	O	Output for panel pull-up resistor switch control
39	*PSW3	O	Output for panel drive switch control
40	PSW4	O	Output for panel drive switch control
41, 42	—	—	Not used (Must be open.)
43	AVss	—	Power supply to analog-to-digital converter (Must be used with same electric voltage source as Vss.)
44	AVR	—	Input for reference voltage of analog-to-digital converter
45	EMSR0	I	Panel voltage measurement
46, 47	—	—	Not used (Must be open.)
48	EMSR1	I	Panel voltage measurement

Note: Open pins must not be used for relaying signals.

						TITLE	
						Control IC Product Specifications	
						DRAW. NO.	CUST
						Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component	SHEET
DESIG.			CHECK		APPR.	Limited	11 / 26

7. Interface

7.1 Signal Lines

Signal name	Signal direction Device - Host	Description
Clock	←	Send-disabled request
	→	Synchronous clock for transmission and reception
Data	←	Receive request or receive data
	↔	Transmission data
Vcc	←	Power supply (+5 Vdc)
GND	→	Ground (0 V)

7.2 Details of Signal Line

(1) Clock line

The clock line is used as a synchronous clock for data transmission and reception. The device generates the clock line for this function.

Other function, the host sets whether transmission is enabled or disabled.

The host can disable data transmission from the device at any time by keeping the clock line at the Low level when it cannot receive data from the device for some reason. However, if the host has already confirmed that the clock of bit 10 has been generated during data reception, it must complete reception without setting the clock line to Low.

After data transmission is interrupted by detection of the Low level of the clock line, the device starts retransmission from the interrupted byte. The host must return the clock line to High as soon as possible after it disables transmission during packet transmission.

(2) Data line

The data line is used to transmit data from the device.

As a separate function, the host requests the device to receive data.

The host can request the device to receive data by keeping the data line at the Low level when it must transmit data to the device for some reason. The host must disable data transmission using the clock line before handling a reception request.

After the device detects the Low level of the data line and the clock is returned to High by the host, it regards this state as the start of data reception and generates the clock.

Clock Line	Data Line	Device status
H	H	Communication enabled
L	H	Communication disabled
L	L	Preparing to receive data
H	L	Starting to receive data


						TITLE	Control IC Product Specifications	
						DRAW. NO.	CUST	
						Tech Bes F&T - I0565		
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component		SHEET
DESIG.			CHECK		APPR.	Limited		13 / 26

7.3 Communication Protocol

Transfer system	Synchronous serial, LSB fast
Data input-output speed	About 12,500 bps
Start bit	Low-level 1 bit
Stop bit	High-level 1 bit
Data length	8 bits (1 byte), positive logic
Parity	Odd parity bit: High with even data, and low with odd data

7.4 Input and Output Waveforms

(1) When transmitting data from the device side to the host side.



- T1: 5 to 25 us = Delay time until clock generation
- T2: 30 to 50 us = Hold time during which clock is kept Low
- T3: 30 to 50 us = Hold time during which clock is kept High
- T4: 5 to T3 - 5 us = Delay time from clock Low to data operation

The device checks that both the data line and clock line are High. The device then sets the data line to Low to prepare for generating a start bit.

The device sets the clock line to Low and asks the host to check for the beginning of the start bit.

The host checks for the Low level (start bit).

The device sets the clock line to High and indicates completion of the start bit.

The device uses the data line to generate data bits.

When the clock line is High, the device can complete data transmission.


The last time the clock line goes High, transmission of one byte of data is complete.

The device always monitors the level of the clock line while steps 1 to 6 are occurring.

The device monitors the clock line while the device keeps the clock line High. If the clock line is still Low, the device assumes that data transmission is disabled.

					TITLE	
					Control IC Product Specifications	
					DRAW. NO. CUST	
					Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		
DESIG.			CHECK	APPR.	Fujitsu Component Limited	SHEET 14 / 26

(2) When transmitting data from the host side to the device side.



T0: About 60 us = Level holding time until start bit generation

T1: 30 to 50 us = Time to hold the clock Low

T2: 30 to 50 us = Time to hold the clock High

T3: 5 to 25 us = Data read time

The host sets the Clock Line signal Low to issue a send-disable request to the device.

The host sets the Data Line signal Low for the device to prepare for data reception. The bit becomes a start bit.

The host sets the Clock Line signal High for the device to start receiving data.

The device checks if the Data Line signal is Low (start bit).

The device sets the Clock Line signal Low to send a data bit generation request to the host.

The host operates the Data Line signal to generate data bits.

The device sets the Clock Line signal High for the host to maintain the data bits.

The device makes a check on the data bits.

The device generates the 12-th clock and ACK bit to indicate that it has received the data correctly.

					TITLE	
					Control IC Product Specifications	
					DRAW. NO. CUST	
					Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		
DESIG.			CHECK	APPR.	Fujitsu Component Limited	SHEET 15 / 26

7.5 Format

(1) One packet consists of three bytes.

Bit	First byte	Second byte	Third byte
7	Y Coordinate, bit 9	X Coordinate, bit 7	Y Coordinate, bit 7
6	Y Coordinate, bit 8	X Coordinate, bit 6	Y Coordinate, bit 6
5	X Coordinate, bit 9	X Coordinate, bit 5	Y Coordinate, bit 5
4	X Coordinate, bit 8	X Coordinate, bit 4	Y Coordinate, bit 4
3	Always 0	X Coordinate, bit 3	Y Coordinate, bit 3
2	Pen status	X Coordinate, bit 2	Y Coordinate, bit 2
1	Not defined (*1)	X Coordinate, bit 1	Y Coordinate, bit 1
0	Not defined (*2)	X Coordinate, bit 0	Y Coordinate, bit 0

The output coordinate is coded with 10 bits. The logical full-scale is used between the electrodes of the Touch-panel, and the physical full-scale is used for the effective input area of the Touch-panel that will be connected. Therefore, the maximum and minimum values are based on the scales.

(2) One packet consists of six bytes.

Bit	First byte	Second byte	Third byte	Fourth byte	Fifth byte	Sixth byte
7	Always 0	Y Coordinate, bit 5	X Coordinate, bit 5	Always 1	X Coordinate, bit 5	Y Coordinate, bit 5
6	Always 0	Y Coordinate, bit 4	X Coordinate, bit 4	Always 1	X Coordinate, bit 4	Y Coordinate, bit 4
5	Always 0	X Coordinate, bit 11	X Coordinate, bit 5	Always 0	Y Coordinate, bit 11	Y Coordinate, bit 5
4	Always 0	X Coordinate, bit 10	X Coordinate, bit 4	Always 0	Y Coordinate, bit 10	Y Coordinate, bit 4
3	Always 0	X Coordinate, bit 9	X Coordinate, bit 3	Always 0	Y Coordinate, bit 9	Y Coordinate, bit 3
2	Pen status	X Coordinate, bit 8	X Coordinate, bit 2	Pen status	Y Coordinate, bit 8	Y Coordinate, bit 2
1	Not defined (*1)	X Coordinate, bit 7	X Coordinate, bit 1	Not defined (*1)	Y Coordinate, bit 7	Y Coordinate, bit 1
0	Not defined (*2)	X Coordinate, bit 6	X Coordinate, bit 0	Not defined (*2)	Y Coordinate, bit 6	Y Coordinate, bit 0
0	SW status	X Coordinate, upper bit	X Coordinate, lower bit	Sysnc bite	Y Coordinate, upper bit	Y Coordinate, lower bit

The output coordinate is coded with 12 bits. There are a logical scale and a physical scale in the coordinates value. It is the same as three byte mode.

The upper two bits of the coordinates byte are shown are check bits of byte row. The check bit enables detection when the order of the byte received on the system shifts. The first subordinate position three bits in three bytes are reflecting the state of the maintained button by the controller now.

The bit of Not defined 1 and Not defined 2 reflect pressing the button excluding Touch-panel.

					TITLE	
					Control IC Product Specifications	
					DRAW. NO.	CUST
					Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component
DESIG.			CHECK	APPR.		SHEET
						16 / 26
					Fujitsu Component Limited	

8. Commands

The device responds to all standard commands. The control IC also uses nonstandard commands

8.1 List of Standard Commands

Command	Name	Device response
FF	Reset	Returns AA 00 after ACK.
FE	Resend	Resends the send data.
FD to F7	(Not defined)	Resends the data or returns an error.
F6	Set Defaults	Returns ACK only.
F5	Disable	Returns ACK only.
F4	Enable	Returns ACK only.
F3 nn	Set Transmission Rate	Returns ACK only.
F2	Request ID	Returns 00 after ACK.
F1	(Not defined)	Resends the data or returns an error.
F0	Set Polling Mode	Returns ACK only.
EF	(Not defined)	Resends the data or returns an error.
EE	Set Echo	Returns ACK only.
ED	(Not defined)	Resends the data or returns an error.
EC	Reset Echo	Returns ACK only.
EB	Read Data	Returns the relative coordinates after ACK.
EA	Set Stream Mode	Returns ACK only.
E9	Status Request	Returns the status information after ACK.
E8 mm	Set Resolution	Returns ACK only.
E7	Reset Constant Speed Mode	Returns ACK only.
E6	Set Constant Speed Mode	Returns ACK only.
E5 to 00	(Not defined)	Resends the data or returns an error.

nn: F3 command parameter in hexadecimal notation

There are seven registered values: 0A, 14, 28, 3C, 50, 64, and C8 in hexadecimal notation.

These same values in decimal notation are

10, 20, 40, 60, 80, 100, and 200, respectively. The unit is Hz.

mm: E8 command parameter

There are four registered values: 0, 1, 2, and 3.

0 represents 50 cpi, 1 represents 100 cpi, 2 represents 200 cpi, and 3 represents 400 cpi.

						TITLE	
						Control IC Product Specifications	
						DRAW. NO.	CUST
						Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component	SHEET
DESIG.			CHECK		APPR.	Limited	18 / 26

8.3 List of Nonstandard Commands

Command	Name	Device response
E8 06	Stop Absolute Coordinate Output	Returns ACK only.
E8 07	Start Absolute Coordinate Output 3 byte mode	Returns ACK only.
E8 08	Start Absolute Coordinate Output 6 byte mode	Returns ACK only.

These commands use the Set Resolution command 0xE8 (standard command).

(1) Stop Absolute Coordinate Output 0xE8 06

This command uses parameter 0x06. Parameter 0x06 changes the device to the absolute coordinate output stop state, which is the same state that exists immediately after reset.

(2) Start Absolute Coordinate Output 3 byte mode 0xE8 07

This command uses parameter 0x07, which starts absolute coordinate output.

To start outputting the absolute coordinate after reset, the following commands must be sent to the device:

Start Absolute Coordinate Output: 0xE8 0x07

Enable: 0xF4

(3) Start Absolute Coordinate Output 6 byte mode 0xE8 08

This command uses parameter 0x08, which starts absolute coordinate output.


To start outputting the absolute coordinate after reset, the following commands must be sent to the device:

Start Absolute Coordinate Output: 0xE8 0x08

Enable: 0xF4

					TITLE	
					Control IC Product Specifications	
					DRAW. NO.	CUST
					Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION		Fujitsu Component
DESIG.			CHECK		APPR.	SHEET
						Limited 22 / 26

9. Reference Circuit Diagram



Reference: PS/2 interface

Note:
The bold lines represent analog signals. The analog signals must take the shortest distance while providing a pattern width of at least 0.5 mm.

				TITLE Control IC Product Specifications	
				DRAW. NO. CUST Tech Bes F&T - I0565	
EDIT	DATE	DESIG.	CHECK	DESCRIPTION	
DESIG.			CHECK	APPR.	Fujitsu Component Limited SHEET 23 / 26

